A magnetic random access memory (MRAM) includes a first memory array having a plurality of first memory cells, wherein each one of the plurality of first memory cells is arranged at an intersection of at least one of a plurality of wordlines, at least one of a plurality of bitlines, and at least one of a plurality of digit lines, a second memory array having a plurality of second memory cells, wherein each one of the plurality of second memory cells is arranged at an intersection of at least one of the plurality of wordlines, at least one of a first bitline and a second bitline, and at least one of the plurality of digit lines, a current providing unit for providing a second current to one of the first bitline and the second bitline in response to a reference voltage, and a sense amplifier for comparing a first current flowing through one of the plurality of bitlines with the second current. A constant current flows to a reference data line without adjusting a level of the reference voltage. Therefore, it is possible to efficiently and accurately sense current of a bitline and determine a logic state of a selected memory cell.
|
9. A memory device comprising:
a plurality of first bitlines and a plurality of second bitlines;
a first memory array having a plurality of first memory cells;
a second memory array having a plurality of second memory cells;
a current providing unit for providing a second current to one of the plurality of second bitlines in response to a reference voltage;
a sense amplifier for comparing a first current flowing through one of the plurality of first bitlines with the second current; and
a circuit for clamping a voltage of a line through which the first current is transmitted, and a voltage of a line through which the second current is transmitted, to the reference voltage.
17. A memory device comprising:
a plurality of bitlines intersecting with a plurality of wordlines and a plurality of digit lines to form a plurality of memory cells;
a sense amplifier; and
a current providing unit electrically coupled to the sense amplifier for providing a reference current to the sense amplifier, wherein:
the sense amplifier compares a current flowing through a first one of the plurality of bitlines with the reference current; and
the current providing unit comprises:
a first current mirror coupled to a second one of the plurality of bitlines;
a second current mirror coupled to a third one of the plurality of bitlines; and
a third current mirror for providing the reference current equal to half of the sum of a current from the first current mirror and a current from the second current mirror to the sense amplifier.
1. A memory device comprising:
a first memory array having a plurality of first memory cells, wherein each one of the plurality of first memory cells is arranged at an intersection of at least one of a plurality of wordlines, at least one of a plurality of bitlines, and at least one of a plurality of digit lines;
a second memory array having a plurality of second memory cells, wherein each one of the plurality of second memory cells is arranged at an intersection of at least one of the plurality of wordlines, at least one of a first reference bitline and a second reference bitline of the plurality of bitlines, and at least one of the plurality of digit lines;
a current providing unit for providing a second current to the first and second reference bitlines in response to a reference voltage; and
a sense amplifier for comparing a first current flowing through one of the plurality of bitlines with the second current, wherein each one of the plurality of second memory cells set to a first logic state is coupled to the first reference bitline and each one of the plurality of second memory cells set to a second logic state is coupled to the second reference bitline.
18. A memory device comprising:
a first memory array having a plurality of memory cells connected with one of a plurality of wordlines, wherein each one of the memory cells stores either one of a first logic state and a second logic state;
a second memory array having a plurality of first reference memory cells set to the first logic state and a plurality of second reference memory cells set to the second logic state, wherein the first and second reference memory cells are connected with one of the plurality of wordlines;
a circuit for clamping a voltage of a first data line through which a first current is transmitted to a selected memory cell, and a voltage of a second data line through which a second current is transmitted to the first and second reference memory cells, to a reference voltage when one of the plurality of word lines of one of the plurality of memory cells is enabled;
a reference current providing unit for providing a first reference current and a second reference current to the first reference memory cells and the second reference memory cells respectively, in response to the reference voltage, wherein an average of the first and second reference currents is the same as the second current; and
a sense amplifier for sensing the logic state of a selected memory cell by comparing the first current with the second current.
2. The memory device of
a first current mirror coupled to the first reference bitline, wherein a current from the first reference bitline flows through the first current mirror in response to the reference voltage;
a second current mirror coupled to the second reference bitline, wherein a current from the second reference bitline flows through the second current mirror in response to the reference voltage; and
a third current mirror for providing half of the sum of the current from the first bitline and the current from the second reference bitline to the sense amplifier.
3. The memory device of
4. The memory device of
6. The memory device of
8. The memory device of
10. The memory device of
a first current mirror coupled to a first one of the plurality of second bitlines;
a second current mirror coupled to a second one of the plurality of second bitlines; and
a third current mirror for providing half of the sum of a current from the first current mirror and a current from the second current mirror to the sense amplifier.
11. The memory device of
12. The memory device of
14. The memory device of
16. The memory device of
|
|||||||||||||||||||||||||||
The present invention relates to a magnetic random access memory device and, more particularly, to a magnetic random access memory device capable of providing a constant current to a reference cell.
A magnetic random access memory (“MRAM”) device is a kind of a non-volatile memory device, which includes a plurality of magnetic memory cells. MRAM uses magnetic charges to store bits of data. In general, the structure of an MRAM device includes, memory cells having non-magnetic film and magnetic film alternately stacked. For example, a memory cell of an MRAM device may include an insulating film interposed between two magnetic films. The memory cell is written by changing the magnetization direction (i.e., polarity) of one of the magnetic films. The change in polarity results in a considerable change in resistance, which is known as the giant magnetoresistive effect (“GMR”). The overall resistance of the magnetic memory cell has a maximum value or a minimum value according to magnetization directions of the magnetic film. For example, if the magnetic directions of the magnetic films are identical with each other, (i.e., a “parallel” state), an overall resistance is relatively low. In the parallel state, the memory cell is clear (e.g. “0”) and considered to be in a logic low (“L”) state. In contrast, if the magnetic directions are adverse to each other, (i.e., an “anti-parallel” state), an overall resistance is relatively high. In the anti-parallel state, the memory cell is holding data (e.g. “1”) and considered to be in a logic high (“H”) state.
To read the logic state of a magnetic memory cell, the MRAM device applies a sense current and a reference current to a target cell and a reference cell, respectively. A voltage drop occurs at both ends of the target cell and the reference cell depending on the respective resistance values of the cells. The voltages of the cells are compared with each other to determine a logic state of the target cell.
Referring to
Referring to
In view of the foregoing, a memory device, in accordance with the present invention outputs a constant reference current to a reference cell irrespective of a bitline clamp voltage.
A memory device, in accordance with the present invention, includes a first memory array having a plurality of memory cells, wherein each one of the plurality of first memory cells is arranged at an intersection of at least one of a plurality of wordlines, at least one of a plurality of bitlines, and at least one of a plurality of digit lines, a second memory array having a plurality of second memory cells, wherein each one of the plurality of second memory cells is arranged at an intersection of at least one of the plurality of wordlines, at least one of a first bitline and a second bitline, and at least one of the plurality of digit lines, a current providing unit for providing a second current to one of the first bitline and the second bitline in response to a reference voltage, and a sense amplifier for comparing a first current flowing through one of the plurality of bitlines with the second current.
In alternate embodiments, a current providing unit may include a first current mirror coupled to the first bitline, wherein a current from the first bitline flows through the first current mirror in response to the reference voltage, a second current mirror coupled to the second bitline, wherein a current from the second bitline flows through the second current mirror in response to the reference voltage, and a third current mirror for providing half of the sum of the current from the first bitline and the current from the second bitline to the sense amplifier. Each one of the plurality of second memory cells may be set to a first logic state and coupled to the first bitline or set to a second logic state and coupled to the second bitline. The memory device may further include a clamp circuit for clamping down a voltage of a data line through which the first current is transmitted, and a voltage of a data line through which the second current is transmitted, to the reference voltage when one of the plurality of wordlines of one of the plurality of first memory cells is enabled. The first memory cells and the second memory cells may be magnetic. The second current may be a reference current defined by the expression (i(H)+i(L))/2. The first current may be a target current. The first current may be compared to the second current to determine a logic state of a predetermined one of the plurality of first memory cells.
Another memory device, in accordance with the present invention, includes a plurality of first bitlines and a plurality of second bitlines, a first memory array having a plurality of first memory cells, a second memory array having a plurality of second memory cells, a current providing unit for providing a second current to one of the plurality of second bitlines in response to a reference voltage, and a sense amplifier for comparing a first current flowing through one of the plurality of first bitlines with the second current.
In alternate embodiments, the current providing unit may include a first current mirror coupled to a first one of the plurality of second bitlines, a second current mirror coupled to a second one of the plurality of second bitlines, and a third current mirror for providing half of the sum of a current from the first current mirror and a current from the second current mirror to the sense amplifier. Each one of the plurality of second memory cells may be set to a first logic state and coupled to a first one of the plurality of second bitlines or set to a second logic state and coupled to a second one of the plurality of second bitlines. The memory device may further include a circuit for clamping down a voltage of a line through which the first current is transmitted, and a voltage of a line through which the second current is transmitted, to the reference voltage. The first memory cells and the second memory cells may be magnetic. The second current may be a reference current defined by the expression (i(H)+i(L))/2. The first current may be a target current. The first current may be compared to the second current to determine a logic state of a predetermined one of the plurality of first memory cells.
Preferred embodiments of the invention can be understood in more detail from the following descriptions taken in conjunction with the accompanying drawings in which:
Preferred embodiments of the present invention will now be described more fully hereinafter below in more detail with reference to the accompanying drawings, in which preferred embodiments of the invention are shown. This invention may, however, be embodied in different forms and should not be construed as limited to the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the invention to those skilled in the art. Like numerals refer to like elements throughout the specification.
An MRAM according to the present invention is now described below with reference to
Referring to
The wordline selecting unit 330 selects one of the wordlines WL, and the bitline selecting unit 350 selects one of the bitlines BL for targeting a cell to be read. Similarly, the digit line selecting unit 340 selects one of the digit lines DL and determines the direction of digit current (ID).
The reference current providing unit 360 is explained in detail with reference to
Referring to
A first current mirror 363 is coupled to the first reference bitline RBL0. Current i(H) flows to a first transistor 361 of the first current mirror 363 in response to a predetermined bitline clamp voltage VREF, enabling the current i(H) to flow to a second transistor 362. Channel width and length of the first and second transistors 361 and 362 are equal to each other. The second current mirror 366 is coupled to the second reference bitline RBL1. Current i(L) flows to a third transistor 364 in response to the predetermined bitline clamp voltage VREF, enabling the current i(L) to flow to a fourth transistor 365. Channel width and length of the third and fourth transistors 364 and 365 are equal to each other. Current i(H)+i(L) equals the sum current of the current i(H) provided from the second transistor 362 and the current i(L) provided from the fourth transistor 365. The current i(H)+i(L) flows to a fifth transistor 367 of the third current mirror 369. A sixth transistor 368 is set to have half the channel length of the fifth transistor 367, so that current (i(H)+i(L))/2 flows to the sixth transistor 368. Referring to FIG. 5,the current (i(H)+i(L))/2 flowing in the reference current providing unit 360 flows to a reference data line through a reference bitline RBL. Bitline clamp current (iT) provided from the bitline clamp circuit 370 also flows to the reference data line. Thus, current iT−(i(H)+i(L))/2 flows through the reference data line and the reference data line is coupled to a sense amplifier 380. A magnetic memory cell selected in the memory array block 310 is coupled to a data line through a bitline BL. At this time, current flowing through the bitline BL is the current i(H) or i(L) according to a logic state of the selected memory cell. The bitline clamp current (iT) provided from the bitline clamp circuit 370 also flows to the data line, enabling current iT−i(H) or iT−i(L) to flow through the data line.
The sense amplifier 380 senses and amplifies the current flowing through the data line and the reference data line to determine the logic state of the selected magnetic memory cell. While current iT−(i(H)+i(L))/2 flows through the reference data line, the bitline clamp voltage VREF must be high enough to turn on the first to fourth transistors 361, 362, 364, and 365 in the first and second current mirrors 363 and 366. Although the bitline clamp voltage VREF is varied to surpass the transistor turn-on levels, currents flowing through the reference bitline and the reference data line remain constant (i.e., (i(H)+i(L))/2 and iT−(i(H)+i(L))/2, respectively) regardless of the variation of the bitline clamp voltage.
The bitline clamp circuit 370 is coupled between a data line and a reference data line and the sense amplifier (S/A) 380 and includes differential amplifiers 372 and 374, a driving unit 376, and a current providing unit 378. The differential amplifier 372 receives a data line voltage to control the driving unit 376 such that the data line voltage is equivalent to the bitline clamp voltage VREF. This allows the data line and the reference data line, which are precharged to an earth line or ground when a wordline is enabled, to rise up to a voltage level equal to the bitline clamp voltage VREF.
According to the data value of the selected memory cell, current i(H) or i(L) flows to the data line. In addition, constant current iT−(i(H)+i(L))/2 flows to the reference data line without a requiring adjustment to the level of the bitline clamp voltage VREF. As a result, the operation of a sense amplifier 380 of comparing the current iT−i(H) or iT−i(L) of the data line to the current iT−(i(H)+i(L))/2 of the reference data line is more stable and efficient.
Although the illustrative embodiments have been described herein with reference to the accompanying drawings, it is to be understood that the present invention is not limited to these precise embodiments, and that various other changes and modifications may be affected therein by one of ordinary skill in the related art without departing from the scope or spirit of the invention. All such changes and modifications are intended to be included within the scope of the invention as defined by the appended claims.
| Patent | Priority | Assignee | Title |
| 10475500, | Jun 21 2016 | Micron Technology, Inc. | Memory cell imprint avoidance |
| 10978128, | Jun 21 2016 | Micron Technology, Inc. | Memory cell imprint avoidance |
| 11120857, | Dec 19 2019 | GLOBALFOUNDRIES U S INC | Low variability reference parameter generation for magnetic random access memory |
| 11501817, | Jun 21 2016 | Micron Technology, Inc. | Memory cell imprint avoidance |
| 7423476, | Sep 25 2006 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Current mirror circuit having drain-source voltage clamp |
| 7495984, | Dec 15 2005 | Samsung Electronics Co., Ltd. | Resistive memory devices including selected reference memory cells |
| 7535783, | Oct 01 2007 | International Business Machines Corporation | Apparatus and method for implementing precise sensing of PCRAM devices |
| 7630262, | Jul 04 2007 | Hynix Semiconductor Inc | One-transistor type dram |
| 7672155, | Nov 09 2005 | Samsung Electronics Co., Ltd. | Resistive memory devices including selected reference memory cells |
| 7705664, | Sep 25 2006 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Current mirror circuit having drain-source voltage clamp |
| 7733718, | Jul 04 2007 | MANNA HOLDINGS LIMITED | One-transistor type DRAM |
| 7751258, | Oct 02 2007 | Kabushiki Kaisha Toshiba | Magnetic random access memory |
| 7778065, | Feb 29 2008 | GLOBALFOUNDRIES Inc | Method and apparatus for implementing concurrent multiple level sensing operation for resistive memory devices |
| 8023311, | Dec 15 2005 | Samsung Electronics Co., Ltd. | Resistive memory devices including selected reference memory cells operating responsive to read operations |
| 8036015, | Aug 22 2008 | Kabushiki Kaisha Toshiba | Resistive memory |
| 8085611, | Jan 22 2009 | Macronix International Co., Ltd. | Twisted data lines to avoid over-erase cell result coupling to normal cell result |
| 8264900, | Jan 22 2009 | Macronix International Co., Ltd. | Data sensing arrangement using first and second bit lines |
| 8345467, | Dec 15 2005 | Samsung Electronics Co., Ltd. | Resistive memory devices including selected reference memory cells operating responsive to read operations |
| 9025367, | Nov 26 2013 | Realtek Semiconductor Corp. | Method and apparatus for sensing tunnel magneto-resistance |
| 9274721, | Mar 15 2013 | Samsung Electronics Co., Ltd. | Nonvolatile memory device and data management method thereof |
| 9311997, | Jan 18 2013 | Samsung Electronics Co., Ltd. | Resistive memory device with word lines coupled to multiple sink transistors |
| 9460784, | Apr 22 2015 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Reference voltage generation apparatuses and methods |
| Patent | Priority | Assignee | Title |
| 5936906, | Oct 29 1998 | Winbond Electronics Corp. | Multilevel sense device for a flash memory |
| 6278631, | Aug 03 1998 | Everspin Technologies, Inc | Magnetic random access memory array divided into a plurality of memory banks |
| 6418046, | Jan 30 2001 | Everspin Technologies, Inc | MRAM architecture and system |
| 6445612, | Aug 27 2001 | Everspin Technologies, Inc | MRAM with midpoint generator reference and method for readout |
| 6600690, | Jun 28 2002 | Freescale Semiconductor, Inc | Sense amplifier for a memory having at least two distinct resistance states |
| 6639849, | Feb 28 2002 | Infineon Technologies LLC | Nonvolatile semiconductor memory device programming second dynamic reference cell according to threshold value of first dynamic reference cell |
| 6700814, | Oct 30 2002 | SHENZHEN XINGUODU TECHNOLOGY CO , LTD | Sense amplifier bias circuit for a memory having at least two distinct resistance states |
| 6788568, | Apr 26 2001 | Renesas Electronics Corporation | Thin film magnetic memory device capable of conducting stable data read and write operations |
| 6791890, | Dec 03 2001 | Renesas Electronics Corporation | Semiconductor memory device reading data based on memory cell passing current during access |
| 6799256, | Apr 12 2002 | MONTEREY RESEARCH, LLC | System and method for multi-bit flash reads using dual dynamic references |
| 20010053104, | |||
| 20030179602, | |||
| 20040012995, | |||
| 20040076029, |
| Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
| Jul 12 2003 | CHO, WOO YEONG | SAMSUNG ELECTRONICS, CO , LTD | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 014320 | /0464 | |
| Jul 22 2003 | Samsung Electronics Co., Ltd. | (assignment on the face of the patent) | / |
| Date | Maintenance Fee Events |
| Apr 27 2006 | ASPN: Payor Number Assigned. |
| Apr 27 2006 | RMPN: Payer Number De-assigned. |
| Jun 26 2009 | M1551: Payment of Maintenance Fee, 4th Year, Large Entity. |
| Jun 29 2009 | ASPN: Payor Number Assigned. |
| Jun 29 2009 | RMPN: Payer Number De-assigned. |
| Mar 14 2013 | M1552: Payment of Maintenance Fee, 8th Year, Large Entity. |
| Aug 11 2017 | REM: Maintenance Fee Reminder Mailed. |
| Jan 29 2018 | EXP: Patent Expired for Failure to Pay Maintenance Fees. |
| Date | Maintenance Schedule |
| Jan 03 2009 | 4 years fee payment window open |
| Jul 03 2009 | 6 months grace period start (w surcharge) |
| Jan 03 2010 | patent expiry (for year 4) |
| Jan 03 2012 | 2 years to revive unintentionally abandoned end. (for year 4) |
| Jan 03 2013 | 8 years fee payment window open |
| Jul 03 2013 | 6 months grace period start (w surcharge) |
| Jan 03 2014 | patent expiry (for year 8) |
| Jan 03 2016 | 2 years to revive unintentionally abandoned end. (for year 8) |
| Jan 03 2017 | 12 years fee payment window open |
| Jul 03 2017 | 6 months grace period start (w surcharge) |
| Jan 03 2018 | patent expiry (for year 12) |
| Jan 03 2020 | 2 years to revive unintentionally abandoned end. (for year 12) |