A semiconductor device, and a method of fabricating the same, includes cobalt as a capping layer. An interconnection structure of the semiconductor device has an improved via resistance. In the semiconductor device, a single cobalt layer or a composite film including a cobalt layer and a titanium nitride layer is used as the capping layer of a metal layer.
|
7. A method for manufacturing a semiconductor device, the method comprising:
preparing a semiconductor substrate on which a structure including a transistor is formed;
forming a lower capping layer including at least one cobalt layer on the semiconductor substrate;
forming a metal layer on the lower capping layer;
forming an upper capping layer on the metal layer to cover an entire surface of the metal layer;
patterning the upper capping layer and the metal layer to form a metal layer pattern;
performing an alloy process on the metal layer pattern;
forming an interlayer insulating layer pattern with a contact hole on the upper capping layer; and
forming a contact plug in the contact hole of the interlayer insulating layer pattern.
1. A method of manufacturing a semiconductor device, the method comprising:
preparing a semiconductor substrate on which a structure including a transistor is formed;
forming a lower capping layer on the semiconductor substrate;
forming a metal layer an the lower capping layer;
forming an upper capping layer including at least one cobalt layer on the metal layer to cover an entire surface of the metal layer;
patterning the upper capping layer and the metal layer to form a metal layer pattern;
performing an alloy process on the metal layer pattern;
forming an interlayer insulating layer pattern with a contact hole overlying the upper capping layer; and
forming a contact plug in the contact hole within the interlayer insulating layer pattern.
2. The method of
3. The method of
4. The method of
5. The method of
depositing a TEOS layer on the metal layer pattern; and
thermally annealing the resultant structure including the TEOS layer in a hydrogen atmosphere at a temperature range of about 380±50° C. for about 30 minutes.
6. The method of
8. The method of
9. The method of
10. The method of
11. The method of
depositing a TEOS layer on the metal layer pattern; and
thermally annealing the resultant structure including the TEOS layer in a hydrogen atmosphere at a temperature range of about 380±50° C., for about 30 minutes.
12. The method of
|
|||||||||||||||||||||||||
This application claims the priority of Korean Patent Application No. 2003-59492, filed on Aug. 27, 2003, in the Korean Intellectual Property Office, the disclosure of which is incorporated herein in its entirety by reference.
1. Field of the Invention
The present invention relates to a semiconductor device and a method of fabricating the same, and more particularly, to a capping layer of a metal pattern formed in a back-end process among semiconductor device fabrication processes.
2. Description of the Related Art
As the integration of semiconductor devices increases, the design rules of semiconductor devices must account for decreasing structure sizes. As the design rule decreases, the size of an individual device such as a transistor in a semiconductor device decreases also, and the process for interconnecting the individual devices via a metal interconnection becomes more important. In particular, in semiconductor devices requiring high speed operation, various attempts to reduce the resistance of the metal interconnection are being made.
Examples of such attempts to reduce the interconnection resistance include replacing the metal interconnection of aluminum (Al) with a metal interconnection of copper (Cu), using a barrier layer in a contact hole to connect the metal interconnections.
A prior art example of using a cobalt layer as the barrier layer in a contact hole is disclosed in U.S. Pat. No. 5,998,873. However, this prior art is directed not to a capping layer covering the entire surface of the metal layer, but to a cobalt layer restricted only to the inside of the contact hole.
The present invention provides a semiconductor device employing a cobalt layer as a capping layer so as to improve via resistance of the semiconductor device.
The present invention also provides a method of manufacturing a semiconductor device with a cobalt layer employed as a capping layer.
According to an embodiment of the present invention, there is provided a semiconductor device comprising: a semiconductor substrate on which a structure including a transistor is formed; a lower capping layer formed on the semiconductor substrate; a metal layer formed on the lower capping layer; an upper capping layer formed on the metal layer, covering an entire surface of the metal layer, and including at least a cobalt layer; an interlayer insulating layer pattern formed on the upper capping layer, and having a contact hole; and a contact plug filling the contact hole of the interlayer insulating layer pattern.
The lower capping layer may be one selected from the group consisting of a composite film including a cobalt layer and a titanium nitride layer stacked sequentially, a cobalt layer, and a composite film including a titanium layer and a titanium nitride layer stacked sequentially.
According to another embodiment of the present invention, there is provided a semiconductor device comprising: a semiconductor substrate on which a structure including a transistor is formed; a lower capping layer formed on the semiconductor substrate, and including at least one cobalt layer; a metal layer formed on the lower capping layer; an upper capping layer formed on the metal layer, and covering substantially the entire surface of the metal layer; an interlayer insulating layer pattern formed on the upper capping layer, and having a contact hole; and a contact plug filling the contact hole of the interlayer insulating layer pattern.
The upper capping layer may be one selected from the group consisting of a composite film including a cobalt layer and a titanium nitride layer stacked sequentially, a single cobalt layer, and a composite film including a titanium layer and a titanium nitride layer stacked sequentially.
According to yet another embodiment of the present invention, there is provided a method of manufacturing a semiconductor device, the method comprising: preparing a semiconductor substrate on which a structure including a transistor is formed; forming a lower capping layer on the semiconductor substrate; forming a metal layer on the lower capping layer; forming an upper capping layer including at least one cobalt layer on the metal layer to cover substantially the entire surface of the metal layer; patterning the upper capping layer and the metal layer to form a metal layer pattern; performing an alloy process on the metal layer pattern; forming an interlayer insulating layer pattern with a contact hole on the upper capping layer; and forming a contact plug in the contact hole of the interlayer insulating layer pattern.
The upper capping layer may be one of a cobalt layer, and a composite film including a cobalt layer and a titanium nitride layer stacked sequentially.
Also, the lower capping layer may be one selected from the group consisting of a cobalt layer, a composite film including a cobalt layer and a titanium nitride layer stacked sequentially, and a composite film including a titanium layer and a titanium nitride layer stacked sequentially.
According to still another embodiment of the present invention, there is provided a method of manufacturing a semiconductor device, the method comprising: preparing a semiconductor substrate on which a structure including a transistor is formed; forming a lower capping layer including at least one cobalt layer on the semiconductor substrate; forming a metal layer on the lower capping layer; forming an upper capping layer on the metal layer to cover substantially the entire surface of the metal layer; patterning the upper capping layer and the metal layer to form a metal layer pattern; performing an alloy process on the metal layer pattern; forming an interlayer insulating layer pattern with a contact hole on the capping layer; and forming a contact plug in the contact hole of the interlayer insulating layer pattern.
The lower capping layer may be one of a cobalt layer, and a composite film including a cobalt layer and a titanium nitride layer stacked sequentially.
The upper capping layer may be one selected from the group consisting of a cobalt layer, a composite film including a cobalt layer and a titanium nitride layer stacked sequentially, and a composite film including a titanium layer and a titanium nitride layer stacked sequentially.
According to the embodiments of the present invention, a cobalt layer or a composite film including a cobalt layer is used as the capping layer of the metal layer to improve via resistance in the metal interconnection process, thereby improving the speed performance of a semiconductor device.
The above and other features and advantages of the present invention will become more apparent by describing in detail exemplary embodiments thereof with reference to the attached drawings in which:
The present invention will now be described more fully with reference to the accompanying drawings, in which exemplary embodiments of the invention are shown. This invention may, however, be embodied in many different forms and should not be construed as being limited to the embodiments set forth herein; rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the concept of the invention to those skilled in the art.
It will be understood by those of ordinary skill in the art that various changes in form and details may be made to be embodiments without departing from the spirit and scope of the present invention. For instance, a cobalt layer may be replaced by an equivalent layer having a low resistivity such as a nickel (Ni) layer or a copper (Cu) layer. Also, it will be understood by those of ordinary skill in the art that in the below exemplary embodiments, the composite layer of a cobalt layer and a titanium nitride layer used as the capping layer can be replaced by a composite layer of a nickel layer and a titanium nitride layer or a composite layer of a copper layer and a titanium nitride layer.
Referring to
The capping layers 102 and 110 cover substantially the entire surfaces of the metal layer 104, thereby enhancing the conductivity of the metal interconnection, and have different characteristics than the characteristics of the layer formed only inside the contact hole. Also, the capping layers 102 and 110 are formed in the back-end process of semiconductor fabrication after forming transistors.
The lower capping layer 110 can be formed of various materials that enhance the conductivity of the metal layer 104. For instance, the lower capping layer 110 can be formed of one selected from the group consisting of a single cobalt layer identical to the upper capping layer 102, a composite film of a cobalt layer and a titanium nitride layer, and a composite film of a titanium layer and a titanium nitride layer.
The metal layer 104 can be formed of aluminum (Al). The interlayer insulating layer 106 may be fanned of an oxide-based composite film, for example, a composite film of a tetraethylorthosilicate (TEOS) layer and a field oxide (FOX) layer. The contact plug 108 may be formed of tungsten or aluminum reflow.
Cobalt used to form the upper capping layer 102 has a relative resistance of 18 μΩ, which is very low compared to 66 μΩ, the relative resistance of titanium (Ti). Hence, if the upper capping layer 102 is formed of cobalt on the metal layer 104 at a thickness of approximately 50–1,000 angstroms, the via resistance of the metal interconnection is remarkably improved, thereby enhancing the electrical performance and the speed of a semiconductor device, such as SRAM.
As opposed to the semiconductor device according to the first embodiment, the semiconductor device of the second embodiment includes an upper capping layer 102 composed of a composite film of a cobalt layer 112 and a titanium nitride layer 114, not a single cobalt layer. Accordingly, the upper capping layer 102 acts as an anti reflective layer (ARL) when patterning the metal layer 104. Also, the titanium nitride layer 114 of the upper capping layer acts as an etching stopper when forming a contact hole in the interlayer insulating layer 106. Preferably, the cobalt layer 112 is formed by an in-situ process to a thickness range of 20–500 angstroms and the titanium nitride layer 114 is formed by an in-situ process using a sputtering apparatus to a thickness range of 100–1,000 angstroms.
A method of manufacturing a semiconductor device having a cobalt layer will now be described with reference to
First, a semiconductor substrate 100 having a structure including a transistor formed thereon is prepared. The structure is preferably a structure requiring fast speed, such as SRAM. Next, a metal interconnection is formed. For this purpose, a composite film of a titanium layer and a titanium nitride (TiN) layer is formed as a lower capping layer 110 on the semiconductor substrate 100. The lower capping layer 110 is preferably formed using an SIP (Self-Ionized Plasma) sputtering method such that the titanium layer has a thickness of, for example, 150 angstroms and the titanium nitride layer has a thickness of, for example, 300 angstroms. The lower capping layer 110 may also be a single cobalt layer or a composite film of a cobalt layer and a titanium nitride layer.
Then, a metal layer 104, for example, an aluminum layer, is deposited by a conventional thin film deposition process such as a sputtering process. Thereafter, an upper capping layer 102 is formed on the metal layer 104. For this purpose, a cobalt layer 112 is first formed by an ALPS (Al Low Pressure Sputtering) process. To form the cobalt layer 112, the semiconductor substrate 100 on which the lower capping layer 110 and the metal layer 104 are formed is positioned on an ESC (Electro-Static Chuck), and then an Ar gas is supplied as a carrier gas at a temperature of about 150° C. Preferably, the cobalt layer 112 is formed to a thickness of, for example, 50 angstroms. Next, a titanium nitride layer 114 is formed to a thickness of approximately 400 angstroms on the cobalt layer 112 using a generally well-known process. Preferably, the cobalt layer 112 and the titanium nitride layer 114 are formed in-situ by the sputtering apparatus.
Thereafter, the upper capping layer 102 and the metal layer 104 are patterned, thereby forming a metal layer pattern. For this purpose, a hard mask pattern including a composite film of a silicon oxynitride (SiON) layer and a plasma-enhanced oxide (PEOX) layer may be fanned as an ARL on the upper capping layer 102. The upper capping layer 102 and the metal layer 104 are etched using the hard mask pattern as an etch mask.
An alloy process is formed on the resultant structure. For the alloy process, a TEOS layer with a thickness of about 500 angstroms is deposited on the resultant structure. Then, the resultant structure is thermally annealed in a hydrogen atmosphere at a temperature of about 380° C. for about 30 minutes. This alloy process is performed to suppress the occurrence of an electro-migration (EM) phenomenon in which the metal layer 104 is moved by heat during a subsequent process, and to suppress the occurrence of voids in a subsequent process of filling a via contact hole with a conductive material.
Thereafter, an interlayer insulating layer 106 is deposited on the resultant structure, and is then planarized by a conventional planarization process such as chemical mechanical polishing (CMP). The interlayer insulating layer 106 can be a composite film including a Fox layer with a thickness of, for example, 2,600 angstroms and a TEOS layer with a thickness of 4,000 angstroms. Then, the interlayer insulating layer 106 is patterned to form a via contact hole exposing a part of the upper capping layer 102. The titanium nitride layer 114 of the upper capping layer 102 functions as an etching stopper when the via contact hole is formed. Thereafter, a contact plug 108 filling the contact hole is formed of aluminum reflow or tungsten.
Referring to
Referring to
In each graph, the Y-axis indicates distribution and the X-axis indicates resistance. Lines represented by ● correspond to a case when the composite film including cobalt layer (50 Å) and a titanium nitride layer (400 angstroms) was employed as the upper capping layer like
In a semiconductor device having via contact holes with different sizes, when the composite film including cobalt layer (50 angstroms) and a titanium nitride layer (400 angstroms) was employed as the upper capping layer, the via resistance was 1–3 Ω/cm, and in the case where the composite film of titanium layer (50 angstroms)/titanium nitride layer (400 angstroms) was employed as the upper capping layer, the via resistance was 4–7 Ω/cm. This result shows that the via resistance characteristics of the capping layer including the cobalt layer are improved by about 200%.
As described above, according to embodiments of the present invention, among others, when a cobalt layer or a composite film including a cobalt layer is used as the capping layer of the metal layer, it is possible to improve via resistance of the metal interconnection.
While the present invention has been particularly shown and described with reference to exemplary embodiments thereof, it will be understood by those of ordinary skill in the art that various changes in form and details may be made therein without departing from the spirit and scope of the present invention as defined by the following claims.
Park, In-Sun, Lee, Hyeon-Deok, Park, Ji-soon, Kim, Jung-Wook
| Patent | Priority | Assignee | Title |
| Patent | Priority | Assignee | Title |
| 5047367, | Jun 08 1990 | Intel Corporation | Process for formation of a self aligned titanium nitride/cobalt silicide bilayer |
| 5482895, | Aug 26 1993 | Fujitsu Semiconductor Limited | Method of manufacturing semiconductor devices having silicide electrodes |
| 5536684, | Jun 30 1994 | Intel Corporation | Process for formation of epitaxial cobalt silicide and shallow junction of silicon |
| 5998873, | Dec 16 1998 | National Semiconductor Corporation | Low contact resistance and low junction leakage metal interconnect contact structure |
| 6096599, | Nov 06 1998 | GLOBALFOUNDRIES Inc | Formation of junctions by diffusion from a doped film into and through a silicide during silicidation |
| 6653227, | Aug 31 2000 | Chartered Semiconductor Manufacturing Ltd. | Method of cobalt silicidation using an oxide-Titanium interlayer |
| 6916729, | Apr 08 2003 | Infineon Technologies AG | Salicide formation method |
| 6943110, | Jun 10 2002 | United Microelectronics Corporation | Wafer processing apparatus and methods for depositing cobalt silicide |
| JP7115198, | |||
| KR199642969, | |||
| KR199950404, | |||
| KR200066420, |
| Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
| Aug 02 2004 | KIM, JUNG-WOOK | SAMSUNG ELECTRONICS CO , LTD | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 015316 | /0366 | |
| Aug 02 2004 | LEE, HYEON-DEOK | SAMSUNG ELECTRONICS CO , LTD | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 015316 | /0366 | |
| Aug 02 2004 | PARK, IN-SUN | SAMSUNG ELECTRONICS CO , LTD | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 015316 | /0366 | |
| Aug 02 2004 | PARK, JI-SOON | SAMSUNG ELECTRONICS CO , LTD | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 015316 | /0366 | |
| Aug 10 2004 | Samsung Electronics Co., Ltd. | (assignment on the face of the patent) | / |
| Date | Maintenance Fee Events |
| Nov 30 2006 | ASPN: Payor Number Assigned. |
| Dec 07 2009 | REM: Maintenance Fee Reminder Mailed. |
| May 02 2010 | EXP: Patent Expired for Failure to Pay Maintenance Fees. |
| Date | Maintenance Schedule |
| May 02 2009 | 4 years fee payment window open |
| Nov 02 2009 | 6 months grace period start (w surcharge) |
| May 02 2010 | patent expiry (for year 4) |
| May 02 2012 | 2 years to revive unintentionally abandoned end. (for year 4) |
| May 02 2013 | 8 years fee payment window open |
| Nov 02 2013 | 6 months grace period start (w surcharge) |
| May 02 2014 | patent expiry (for year 8) |
| May 02 2016 | 2 years to revive unintentionally abandoned end. (for year 8) |
| May 02 2017 | 12 years fee payment window open |
| Nov 02 2017 | 6 months grace period start (w surcharge) |
| May 02 2018 | patent expiry (for year 12) |
| May 02 2020 | 2 years to revive unintentionally abandoned end. (for year 12) |