The present invention provides a method and a control apparatus (1) for assigning id numbers to a number of ide devices (31–38) included in one network server. The control apparatus includes a host electronic circuitry (10), a plurality of controllers (21–24) electrically connecting to the host electronic circuitry, the plurality of ide devices (31–38), a plurality of power switches (41–48) and a plurality of display devices (61–68). The host includes a plurality of sets of id indication pins and an id set pin, and each controller electrically connects with and controls a pair of ide devices. Prior to boot up, the user sets jumpers in the host to assign unique values to the sets of id indication pins. The controllers read the values and then assign unique id numbers to the ide devices. The ide devices spin up in a sequence determined by their assigned id numbers.
|
7. A method for assigning id numbers to a plurality of ide devices ranged in pain of ide devices, comprising steps of:
(1) providing a host electronic circuitry including a plurality of sets of id indication pins and an id set pin, a plurality of controllers each electrically connecting to the id set pin and to a corresponding set of id indication pins of the plurality of sets of id indication pins of the host electronic circuitry, each controller controlling and electrically connecting with a pair of ide devices of the plurality of ide devices;
(2) a user setting jumpers in the host electronic circuitry to assign unique values to the sets of id indication pins;
(3) each controller reading the corresponding value and being assigned a first id number according to the value of the corresponding set of id indication pins; and
(4) each controller assigning a unique second id number to each ide device connecting thereto according to its own first id number.
13. A control apparatus assembly comprising:
a host electronic circuitry including a plurality of sets of identification (id) pins, each set of id pins including N pins, wherein N is an integer and ≧2, each of said pins being represented by either logic “1” or logic “0”;
a plurality of controllers each connected to each corresponding set of id pins, said each corresponding set of id pins being labeled with a unique id number according to the logic “1” or logic “0” of the pins thereof;
a plurality of sets of ide (integrated device electronics) devices each coupled to each corresponding controller, each set of ide devices including M devices, wherein M is an integer and ≧2, each of said ide devices connected to the corresponding controller via a switch which is further linked to a power source; wherein
there are 2N controllers with different id numbers from one another, and 2N×M ide devices with different id numbers from one another, so that the power source may activate each individual ide device according to said different id numbers thereof recognized by the host electronic circuitry.
1. A control apparatus adapted to assign identification (id) numbers to a plurality of integrated device electronics (ide) devices, comprising:
a host electronic circuitry including a plurality of sets of id indication pins and an id set pin;
a plurality of controllers each electrically connecting to the id set pin and to a corresponding set of id indication pins of the plurality of sets of id indication pins of the host electronic circuitry, each controller electrically connecting with and controlling a pair of ide devices of the plurality of ide devices; and
a plurality of display devices, each of which corresponds to one ide device, for displaying relevant operating information;
wherein each set of id indication pins assigns a unique, whole first id number, the set of first id numbers being continuous from 0 to x, where x+1 is a total number of the controllers; and
wherein each controller further assigns a unique, whole number second id number to each of the two ide devices under its control, the second id numbers in the entire control apparatus being continuous from 0 to y, where y+1 is a total number of the ide devices.
9. A method for assigning id numbers to a plurality of ide devices arranged in pairs of ide devices, comprising steps of:
(1) providing a host electronic circuitry including a plurality of sets of id indication pins and an id set pin, a plurality of controllers each electrically connecting to the id set pin and to a corresponding set of id indication pins of the plurality of sets of id indication pins of the host electronic circuitry, each controller controlling and electrically connecting with a pair of ide devices of the plurality of ide devices;
(2) having a user set jumpers in the host electronic circuitry to assign values to the sets of id indication pins;
(3) booting up the host electronic circuitry and the controllers;
(4) having the host set the id set pin from a first state to a second state within a predetermined period;
(5) having the host verify that the id set pin is in the second state, if the id set pin is not in the second state, the process returning to step (4), and if the id set pin is in the second state, having each controller read the value of the corresponding set of id indication pins and accept a first id number corresponding to the value; and
(6) having each controller assign a second id number to each ide device connecting thereto according to its own first id number.
2. The control apparatus as claimed in
3. The control apparatus as claimed in
4. The control apparatus as claimed in
5. The control apparatus as claimed in
6. The control apparatus as claimed in
8. The method as claimed in
10. The method as claimed in
11. The method as claimed in
12. The method as claimed in
|
The present invention is related to a co-pending patent application Ser. No. 10/335,319, and entitled “Method And Control Apparatus for Controlling Startup of Multiple IDE_HDDs”, whose disclosure is incorporated herein by reference.
1. Field of the Invention
The present invention relates to a method and an apparatus usable in network external storage, and more particularly to a method and an apparatus usable in Network Attached Storage (NAS).
2. Related Art
As information technology develops and encompasses new, multimedia applications, the amount of data moving between different system platforms increases geometrically. Conventional network storage structures using servers as main memory devices cannot cope with data streams so large. Therefore, a new pattern of data storage, independent from the storage devices it relies on, which can provide good expandability, availability and reliability, is desired. To meet this need, the Network Attached Storage (NAS) pattern was invented and generally uses a plurality of hard disk drives (HDDs) as external storage devices.
An HDD comprises a storage medium, e.g., a hard disk, a read/write head, a spindle motor that rotates the storage medium, and a circuit board. The circuit board includes a connector to connect the HDD to an interface board of a computer system. The Integrated Device Electronics (IDE) interface is a defacto standard interface for connecting HDDs to computer systems. An HDD that conforms to the IDE standard will be referred to as an “IDE_HDD”. Currently, HDDs used in NAS are normally IDE_HDDs. The IDE standard allows two IDE_HDDs to connect to a single interface board to form an IDE channel, wherein one is generally called “master” and the other is called “slave”. The interface board provides two ports for connecting two HDDs respectively. When two HDDs are installed, one HDD serves as a master HDD while the other serves as a slave HDD.
However, if eight IDE_HDDs are installed in the system, the peak starting current during boot-up can be up to 16A, since all the IDE_HDDs spin up together at the same time. A conventional power supply cannot endure so high a peak current and power consumption, and can easily burn out. A special power supply to supply the needed power increases the cost of the system. A control apparatus is desired to control the IDE devices to sequentially spin up using different assigned identification (ID) numbers. Accordingly, a method and a corresponding apparatus for assigning ID numbers to the IDE devices for use in such control apparatus is desirable.
An object of the present invention is to provide a method and an apparatus for assigning ID numbers to a number to IDE devices, whereby the IDE devices can be controlled to spin up in sequence in accordance with the assigned ID numbers.
To accomplish the above-mentioned objects, the present invention provides a method and a control apparatus for assigning ID numbers to a number of IDE devices included in one network server. The control apparatus includes a host electronic circuitry, a plurality of controllers electrically connecting to the host electronic circuitry, the plurality of IDE devices, a plurality of power switches and a plurality of display devices. The host includes a plurality of sets of ID indication pins and an ID set pin, and each controller electrically connects with and controls a pair of IDE devices. Prior to boot up, the user sets jumpers in the host to assign unique values to the sets of ID indication pins. The controllers read the values and then assign unique ID numbers to the IDE devices. The IDE devices spin up in a sequence determined by their assigned ID numbers.
Further objects and advantages of the present invention will become more apparent from a consideration of the drawings and the following detailed description.
Referring to
Referring to
Each controller 21–24 includes an HD_RESET1/pin and an HD_RESET2/pin for respectively connecting with an HD_RESET/pin on each of a corresponding pair of IDE_HDDs 31–38. Each controller 21–24 further provides an LED_ID1# pin and an LED_ID2# pin for respectively connecting with each of a corresponding pair of display devices 61–68. Through this means the controller can control the corresponding display devices to display some information, such as the assigned ID number, whether an IDE_HDD is present or not, and other information. Each IDE_HDD 31–38 has a PWR pin for receiving electrical power from the power supply 50. The turning on or off of the first power switches 41, 43, 45, 47 is controlled by a PS1 pin of controllers 21, 22, 23, 24, respectively. The turning on or off of the second power switches 42, 44, 46, 48 is controlled by a PS2 pin of controllers 21, 22, 23, 24, respectively. When a power switch 41–48 turns on, electrical power from the power supply 50 is connected to the PWR pin of the corresponding IDE_HDD 31–38.
In this embodiment, the MON and SON values are respectively set by setting jumpers to logic “1” and “0”, which respectively represent the high and low voltage levels at the MON pin and the SON pin. Each pair of MON and SON pins can be set to one of four combinations of states, and each controller will be assigned a first ID number, called a PIC ID, according to the combination set on its corresponding MON and SON pins. The PIC ID numbers are assigned according to the following scheme:
MON
SON
PIC ID
0
0
0
0
1
1
1
0
2
1
1
3
After PIC ID numbers are assigned, each controller assigns a second ID number, called a Device ID, to each IDE_HDD connected thereto, which Device ID depends on the corresponding PIC ID (first ID) number. The relationship between the first and second ID numbers is shown in the following table:
MON
SON
PIC ID
Device ID
0
0
0
0,1
0
1
1
2,3
1
0
2
4,5
1
1
3
6,7
Referring to
The method and apparatus in accordance with the present invention not only assigns each controller a first ID number, but also assigns each IDE device a second ID number. In addition, the second ID numbers can be displayed on the corresponding display devices. Users can identify which IDE devices are in work mode and what their ID numbers are. Furthermore, the IDE devices can be made to spin up in a controlled sequence according to the assigned ID numbers, thereby avoiding start-up currents so high that they can burn out the power supply 50.
It is to be understood, however, that even though numerous characteristics and advantages of the present invention have been set forth in the foregoing description, together with details of the structure and function of the invention, the disclosure is illustrative only, and changes may be made in detail, especially in matters of shape, size, and arrangement of parts within the principles of the invention to the full extent indicated by the broad general meaning of the terms in which the appended claims are expressed.
Chen, Ting-Hsien, Yuan, Ming-Huan, Lang, Yu-Ming
Patent | Priority | Assignee | Title |
Patent | Priority | Assignee | Title |
5721840, | Sep 20 1993 | Olympus Optical Co., Ltd. | Information processing apparatus incorporating automatic SCSI ID generation |
5778252, | Aug 10 1992 | AD TECHNOLOGIES LLC | On-board interface for concurrent seeks of multiple disk drives of a computer |
6401223, | May 21 1999 | Unisys Corporation | Programmable system for invalidating pending requests within a data processing system |
6553432, | Oct 26 1999 | Dell USA, L.P. | Method and system for selecting IDE devices |
6868501, | Aug 30 2000 | NEC Corporation | System and method for controlling system power by sequentially controlling the initiating of a plurality of disk drive groups |
20020069335, | |||
20030154330, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
May 01 2003 | YUAN, MING HUAN | HON HAI PRECISION IND CO , LTD | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 014400 | /0823 | |
May 01 2003 | CHEN, TING-HSIEN | HON HAI PRECISION IND CO , LTD | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 014400 | /0823 | |
Aug 07 2003 | Hon Fu Jin Precision IND (Shenzhen) Co., Ltd. | (assignment on the face of the patent) | / | |||
Aug 07 2003 | Hon Hai Precision Ind. Co., Ltd. | (assignment on the face of the patent) | / |
Date | Maintenance Fee Events |
Nov 22 2009 | M1551: Payment of Maintenance Fee, 4th Year, Large Entity. |
Feb 07 2014 | REM: Maintenance Fee Reminder Mailed. |
Jun 27 2014 | EXP: Patent Expired for Failure to Pay Maintenance Fees. |
Date | Maintenance Schedule |
Jun 27 2009 | 4 years fee payment window open |
Dec 27 2009 | 6 months grace period start (w surcharge) |
Jun 27 2010 | patent expiry (for year 4) |
Jun 27 2012 | 2 years to revive unintentionally abandoned end. (for year 4) |
Jun 27 2013 | 8 years fee payment window open |
Dec 27 2013 | 6 months grace period start (w surcharge) |
Jun 27 2014 | patent expiry (for year 8) |
Jun 27 2016 | 2 years to revive unintentionally abandoned end. (for year 8) |
Jun 27 2017 | 12 years fee payment window open |
Dec 27 2017 | 6 months grace period start (w surcharge) |
Jun 27 2018 | patent expiry (for year 12) |
Jun 27 2020 | 2 years to revive unintentionally abandoned end. (for year 12) |