A computer system includes a controller coupled to a plurality of memory modules each of which includes a memory hub and a plurality of memory devices divided into a plurality of ranks. The memory hub is operable to configure the memory module to simultaneously address any number of ranks to operate in a high bandwidth mode, a high memory depth mode, or any combination of such modes.

Patent
   7120727
Priority
Jun 19 2003
Filed
Jun 19 2003
Issued
Oct 10 2006
Expiry
Apr 10 2024
Extension
296 days
Assg.orig
Entity
Large
183
258
EXPIRED
49. A memory module, comprising:
a plurality of memory devices arranged in a plurality of m ranks each having an n-bit data bus, the memory devices being operable to read or write data at a rate of x bits per second; and
a memory hub coupled to the memory devices in each of the ranks, the memory hub being programmable to configure the memory module in a plurality of data formats each corresponding to a respective number of ranks of memory devices that are simultaneously accessed, the memory hub further including an n*P-bit input/output port that is operable to receive or transmit m*n data bits in n*P-bit words at a rate of (m*x)/P data words per second, where n and P are respective positive integers.
37. A method of accessing data in a memory module containing a plurality of memory devices, the method comprising:
dividing the memory devices into m ranks, where m is a positive greater than or equal to four;
configuring the memory module to access the data stored in the memory module in a first data format in which m ranks of memory devices are simultaneously accessed;
configuring the memory module to access the data stored in the memory module in a second data format in which m/2 ranks of memory devices are simultaneously accessed; and
configuring the memory module to access the data stored in the memory module in a third data format in which one rank of memory devices is simultaneously accessed.
1. A memory module, comprising:
a plurality of memory devices arranged in four ranks; and
a memory hub coupled to the memory devices in each of the ranks, the memory hub being programmable to configure the memory module in each of a plurality of modes, the memory hub being structured to simultaneously address all four ranks of memory devices in a first mode to simultaneously couple data to or from all of the memory devices in the memory module, to simultaneously address two ranks of memory devices in a second mode to simultaneously couple data to or from the memory devices in the two addressed ranks, or to address one rank of memory devices in a third mode to couple data to or from the memory devices in the addressed rank.
61. In a computer system, a method of accessing data in a plurality of memory modules each of which contains a plurality of memory devices, the method comprising:
dividing the memory devices in each of the memory modules into m ranks each of which has an n-bit data bus, the memory devices being operable to read or write data at a rate of x bits per second;
configuring each of the memory modules to access the data stored in the memory module in one of a plurality of data formats each corresponding to a respective number of ranks of memory devices that are simultaneously accessed, each of the memory modules being configured to receive or transmit m*n data bits in n*P-bit words at a rate of (m*x)/P data words per second, where n and P are respective positive integers; and
accessing data in each of the memory modules in the configured data format.
43. In a computer system, a method of accessing data in a plurality of memory modules each of which contains a plurality of memory devices, the method comprising:
dividing the memory devices in each of the memory modules into a plurality of ranks;
configuring each of the memory modules to access the data stored in the memory module in one of a plurality of data formats each corresponding to a respective number of ranks of memory devices that are simultaneously accessed, a first of the memory modules being configured so that all of the ranks of memory devices in the first memory module are simultaneously addressed, a second of the memory modules being configured so that half of the ranks of memory devices in the second memory module are simultaneously addressed, and a third of the memory modules being configured so that each of the ranks of memory devices in the third memory module are individually addressed; and
accessing data in each of the memory modules in the configured data format.
53. A memory system, comprising:
a controller operable to receive a memory request and to transmit a corresponding memory request to an input/output port;
a plurality of memory modules, each of the memory modules comprising:
a plurality of memory devices arranged in a plurality of m ranks each having an n-bit data bus, the memory devices being operable to read or write data at a rate of x bits per second;
a memory hub coupled to the memory devices in each of the ranks, the memory hub being programmable to configure the memory module in a plurality of data formats each corresponding to a respective number of ranks of memory devices that are simultaneously accessed, the memory hub further including an n*P-bit input/output port that is operable to receive or transmit m*n data bits in n*P-bit words at a rate of (m*x)/P data words per second, where n and P are respective positive integers; and
a communications link coupling the input/output port of the controller to the input/output ports of the memory hubs in the respective memory modules.
11. A memory system, comprising:
a controller operable to receive a memory request and to transmit a corresponding memory request to an input/output port;
a plurality of memory modules, each of the memory modules comprising:
a plurality of memory devices arranged in four ranks; and
a memory hub operable to receive a memory request at an input/output port, the memory hub being coupled to the memory devices in each of the ranks, the memory hub being programmable to configure the memory module in a plurality of modes, the memory hub being structured to simultaneously address all four ranks of memory devices in a first mode to simultaneously couple data to or from all of the memory devices in the memory module, to simultaneously address two ranks of memory devices in a second mode to simultaneously couple data to or from the memory devices in the two addressed ranks, or to address one rank of memory devices in a third mode to couple data to or from the memory devices in the addressed rank; and
a communications link coupling the input/output port of the controller to the input/output ports of the memory hubs in the respective memory modules.
57. A computer system, comprising:
a central processing unit (“CPU”);
a system controller coupled to the CPU, the system controller being operable to receive a memory request from the central processing unit and to transmit a corresponding memory request to an input/output port;
an input device coupled to the CPU through the system controller;
an output device coupled to the CPU through the system controller;
a storage device coupled to the CPU through the system controller;
a plurality of memory modules, each of the memory modules comprising:
a plurality of memory devices arranged in a plurality of m ranks each having an n-bit data bus, the memory devices being operable to read or write data at a rate of x bits per second;
a memory hub coupled to the memory devices in each of the ranks, the memory hub being programmable to configure the memory module in a plurality of data formats each corresponding to a respective number of ranks of memory devices that are simultaneously accessed, the memory hub further including an n*P-bit input/output port that is operable to receive or transmit m*n data bits in n*P-bit words at a rate of (m*x)/P data words per second, where n and P are respective positive integers; and
a communications link coupling the input/output port of the system controller to the input/output ports of the memory hubs in the respective memory modules.
24. A computer system, comprising:
a central processing unit (“CPU”);
a system controller coupled to the CPU, the system controller being operable to receive a memory request from the central processing unit and to transmit a corresponding memory request to an input/output port;
an input device coupled to the CPU through the system controller;
an output device coupled to the CPU through the system controller;
a storage device coupled to the CPU through the system controller;
a plurality of memory modules, each of the memory modules comprising:
a plurality of memory devices arranged in four ranks; and
a memory hub operable to receive a memory request at an input/output port, the memory hub being coupled to the memory devices in each of the ranks, the memory hub being programmable to configure the memory module in a plurality of modes, the memory hub being structured to simultaneously address all of four ranks of memory devices in a first mode to simultaneously couple data to or from all of the memory devices in the memory module, to simultaneously address two ranks of memory devices in a second mode to simultaneously couple data to or from the memory devices in the two addressed ranks, or to address one rank of memory devices in a third mode to couple data to or from the memory devices in the addressed rank; and
a communications link coupling the input/output port of the system controller to the input/output ports of the memory hubs in the respective memory modules.
60. A computer system, comprising:
a central processing unit (“CPU”);
a system controller coupled to the CPU, the system controller being operable to receive a memory request from the central processing unit and to transmit a corresponding memory request to an input/output port;
an input device coupled to the CPU through the system controller;
an output device coupled to the CPU through the system controller;
a storage device coupled to the CPU through the system controller;
a plurality of memory modules, each of the memory modules comprising:
a plurality of memory devices arranged in a plurality of ranks; and
a memory hub operable to receive a memory request at an inputloutput port, the memory hub being coupled to the memory devices in each of the ranks, the memory hub being programmable to configure the memory module in a plurality of data formats each corresponding to a respective number of ranks of memory devices that are simultaneously accessed, the memory hub in a first of the memory modules being programmed to configure the first memory module so that all of the ranks of memory devices in the first memory module are simultaneously addressed, the memory hub in a second of the memory modules being programmed to configure the second memory module so that half of the ranks of memory devices in the second memory module are simultaneously addressed, and the memory hub in a third of the memory modules being programmed to configure the third memory module so that each of the ranks of memory devices in the third memory module are individually addressed; and
a communications link coupling the input/output port of the system controller to the input/output ports of the memory hubs in the respective memory modules.
2. The memory module of claim 1 wherein the memory hub is coupled to the memory devices in each of the ranks through respective busses.
3. The memory module of claim 1, further comprising a programmable storage device coupled to the memory hub, the programmable storage device being programmed to control the operating mode of the memory hub.
4. The memory module of claim 1 wherein the memory devices in each rank are collectively operable to read or write n-bit data words, and wherein the memory hub further comprises an input/output port that is operable to receive or transmit m*n-bit data words, where m is the number of ranks of memory devices in the memory module.
5. The memory module of claim 1 wherein the memory devices in each rank are collectively operable to read or write n-bit data words in a first period of time, and wherein the memory hub further comprises an input/output port that is operable to receive or transmit m*n data bits in the first period of time, where m is the number of ranks of memory devices in the memory module.
6. The memory module of claim 5 wherein the memory devices are operable to read or write data at a rate of x bits per second, and wherein the input/output port comprises an n-bit input/output port that is operable to transmit or receive n-bit data words at a rate of m*x data words per second.
7. The memory module of claim 5 wherein the memory devices are operable to read or write data at a rate of x bits per second, and wherein the input/output port comprises a 2*n-bit input/output port that is operable to transmit or receive 2*n-bit data words at a rate of m*x/2 data words per second.
8. The memory module of claim 5 wherein the memory devices are operable to read or write data at a rate of x bits per second, and wherein the input/output port comprises a m*n-bit input/output port that is operable to transmit or receive m*n-bit data words at a rate of x data words per second.
9. The memory module of claim 1 wherein the memory devices comprise dynamic random access memory devices.
10. The memory module of claim 9 wherein the dynamic random access memory devices comprise synchronous dynamic random access memory devices.
12. The memory system of claim 11 wherein the memory hub in each of the memory modules is coupled to the memory devices in each of the ranks through respective busses.
13. The memory system of claim 11, further comprising a programmable storage device coupled to the memory hub, the programmable storage device being programmed to control the operating mode of the memory hub.
14. The memory system of claim 11 wherein the memory devices in each rank are collectively operable to read or write n-bit data words, and wherein the memory hub further comprises an input/output port that is operable to receive or transmit m*n-bit data words, where m is the number of ranks of memory devices in the memory module.
15. The memory system of claim 11 wherein the memory devices in each rank are collectively operable to read or write n-bit data words in a first period of time, and wherein the memory hub further comprises an input/output port that is operable to receive or transmit m*n data bits in the first period of time, where m is the number of ranks of memory devices in the memory module.
16. The memory system of claim 15 wherein the memory devices are operable to read or write data at a rate of x bits per second, and wherein the input/output port comprises an n-bit input/output port that is operable to transmit or receive n-bit data words at a rate of m*x data words per second.
17. The memory system of claim 15 wherein the memory devices are operable to read or write data at a rate of x bits per second, and wherein the input/output port comprises a 2*n-bit input/output port that is operable to transmit or receive 2*n-bit data words at a rate of m*x/2 data words per second.
18. The memory system of claim 15 wherein the memory devices are operable to read or write data at a rate of x bits per second, and wherein the input/output port comprises a m*n-bit input/output port that is operable to transmit or receive m*n-bit data words at a rate of x data words per second.
19. The memory system of claim 11 wherein the memory devices comprise dynamic random access memory devices.
20. The memory system of claim 19 wherein the dynamic random access memory devices comprise synchronous dynamic random access memory devices.
21. The memory system of claim 11 wherein the memory hubs in at least two of the memory modules are programmed to configure the memory module in different data formats.
22. The memory system of claim 21 wherein the memory hub in a first of the memory modules is programmed to configure the first memory module so that all of the ranks of memory devices in the first memory module are simultaneously addressed, the memory hub in a second of the memory modules is programmed to configure the second memory module so that half of the ranks of memory devices in the second memory module are simultaneously addressed, and the memory hub in a third of the memory modules is programmed to configure the third memory module so that each of the ranks of memory devices in the third memory module are individually addressed.
23. The memory system of claim 11 wherein the input/output port of the controller and the input/output port of each of the memory hubs comprises an optical input/output port, and wherein the communications link comprises an optical communications link.
25. The computer system of claim 24 wherein the memory hub in each of the memory modules is coupled to the memory devices in each of the ranks through respective busses.
26. The computer system of claim 24, further comprising a programmable storage device coupled to the memory hub, the programmable storage device being programmed to control the operating mode of the memory hub.
27. The computer system of claim 24 wherein the memory devices in each rank are collectively operable to read or write n-bit data words, and wherein the memory hub further comprises an input/output port that is operable to receive or transmit m*n-bit data words, where m is the number of ranks of memory devices in the memory module.
28. The computer system of claim 24 wherein the memory devices in each rank are collectively operable to read or write n-bit data words in a first period of time, and wherein the memory hub further comprises an input/output port that is operable to receive or transmit m*n data bits in the first period of time, where m is the number of ranks of memory devices in the memory module.
29. The computer system of claim 28 wherein the memory devices are operable to read or write data at a rate of x bits per second, and wherein the input/output port comprises an n-bit input/output port that is operable to transmit or receive n-bit data words at a rate of m*x data words per second.
30. The computer system of claim 28 wherein the memory devices are operable to read or write data at a rate of x bits per second, and wherein the input/output port comprises a 2*n-bit input/output port that is operable to transmit or receive 2*n-bit data words at a rate of m*x/2 data words per second.
31. The computer system of claim 28 wherein the memory devices are operable to read or write data at a rate of x bits per second, and wherein the input/output port comprises a m*n-bit input/output port that is operable to transmit or receive m*n-bit data words at a rate of x data words per second.
32. The computer system of claim 24 wherein the memory devices comprise dynamic random access memory devices.
33. The computer system of claim 32 wherein the dynamic random access memory devices comprise synchronous dynamic random access memory devices.
34. The computer system of claim 24 wherein the memory hubs in at least two of the memory modules are programmed to configure the memory module in different data formats.
35. The computer system of claim 34 wherein the memory hub in a first of the memory modules is programmed to configure the first memory module so that all of the ranks of memory devices in the first memory module are simultaneously addressed, the memory hub in a second of the memory modules is programmed to configure the second memory module so that half of the ranks of memory devices in the second memory module are simultaneously addressed, and the memory hub in a third of the memory modules is programmed to configure the third memory module so that each of the ranks of memory devices in the third memory module are individually addressed.
36. The computer system of claim 24 wherein the input/output port of the system controller and the input/output port of each of the memory hubs comprises an optical input/output port, and wherein the communications link comprises an optical communications link.
38. The method of claim 37 wherein the memory devices in each rank are collectively operable to read or write n-bit data words, and wherein the method further comprises receiving or transmitting m*n-bit data words from the memory module.
39. The method of claim 37 wherein the memory devices in each rank are collectively operable to read or write n-bit data words in a first period of time, and wherein the method further comprises receiving at the memory module or transmitting from the memory module m n-bit data bits in the first period of time.
40. The method of claim 39 wherein the memory devices in the memory module are operable to read or write data at a rate of x bits per second, and wherein the method further comprises receiving at the memory module or transmitting from the memory module n-bit data words data at a rate of m*x data words per second.
41. The method of claim 39 wherein the memory devices in the memory module are operable to read or write data at a rate of x bits per second, and wherein the method further comprises receiving at the memory module or transmitting from the memory module 2*n-bit data words data at a rate of m*x/2 data words per second.
42. The method of claim 39 wherein the memory devices in the memory module are operable to read or write data at a rate of x bits per second, and wherein the method further comprises receiving at the memory module or transmitting from the memory module m*n-bit data words data at a rate of x data words per second.
44. The method of claim 43 wherein the memory devices in each rank are collectively operable to read or write n-bit data words, and wherein the method further comprises receiving or transmitting m*n-bit data words from each of the memory modules, where m is the number of ranks of memory devices in the memory module.
45. The method of claim 43 wherein the memory devices in each rank are collectively operable to read or write n-bit data words in a first period of time, and wherein the method further comprises receiving at each of the memory modules or transmitting from each of the memory modules m n-bit data bits in the first period of time, where m is the number of ranks of memory devices in the memory module.
46. The method of claim 45 wherein the memory devices in each of the memory modules are operable to read or write data at a rate of x bits per second, and wherein the method further comprises receiving at each of the memory modules or transmitting from each of the memory modules n-bit data words data at a rate of m*x data words per second.
47. The method of claim 45 wherein the memory devices in each of the memory modules are operable to read or write data at a rate of x bits per second, and wherein the method further comprises receiving at each of the memory modules or transmitting from each of the memory modules 2*n-bit data words data at a rate of m*x/2 data words per second.
48. The method of claim 45 wherein the memory devices in each of the memory modules are operable to read or write data at a rate of x bits per second, and wherein the method further comprises receiving at each of the memory modules or transmitting from each of the memory modules m*n-bit data words data at a rate of x data words per second.
50. The memory module of claim 49 wherein the memory hub is coupled to the memory devices in each of the ranks through respective busses.
51. The memory module of claim 49, further comprising a programmable storage device coupled to the memory hub, the programmable storage device being programmed to control the operating mode of the memory hub.
52. The memory module of claim 49, wherein M=4 and P=4 such that the input/output port comprises an 4*n-bit input/output port that is operable to receive or transmit 4*n data bits in 4*n-bit words at a rate of x data words per second.
54. The memory system of claim 53 wherein the memory hub is coupled to the memory devices in each of the ranks through respective busses.
55. The memory system of claim 53, further comprising a programmable storage device coupled to the memory hub, the programmable storage device being programmed to control the operating mode of the memory hub.
56. The memory system of claim 53, wherein M=4 and P=4 such that the input/output port comprises an 4*n-bit input/output port that is operable to receive or transmit 4*n data bits in 4*n-bit words at a rate of x data words per second.
58. The computer system of claim 57 wherein the memory hub in each of the memory modules is coupled to the memory devices in each of the ranks through respective busses.
59. The computer system of claim 57, further comprising a programmable storage device coupled to the memory hub, the programmable storage device being programmed to control the operating mode of the memory hub.

This invention relates to memory systems, and, more particularly, to a memory module that may be configured to a variety of data formats.

Computer systems use memory devices, such as dynamic random access memory (“DRAM”) devices, to store instructions and data that are accessed by a processor. These memory devices are normally used as system memory in a computer system. In a typical computer system, the processor communicates with the system memory through a processor bus and a memory controller. The processor issues a memory request, which includes a memory command, such as a read command, and an address designating the location from which data or instructions are to be read. The memory controller uses the command and address to generate appropriate command signals as well as row and column addresses, which are applied to the system memory. In response to the commands and addresses, data are transferred between the system memory and the processor. The memory controller is often part of a system controller, which also includes bus bridge circuitry for coupling the processor bus to an expansion bus, such as a PCI bus.

A memory system 10 typically used in a computer system is shown in FIG. 1. The memory system 10 includes a memory controller 14 coupled to several memory modules 20a,b . . . n through a bus system 24. The bus system 24 typically includes an address bus 26 a command bus 28 and a bi-directional data bus 30. However, other conventional memory systems may use bus systems 24 having other configurations, such as a combined address bus 26 and command bus 28. In any case, each of the memory modules 20 includes several memory devices 34, such as DRAM devices, mounted on an insulative substrate 36. Conductive leads 38 are fabricated on the substrate 36 to couple the memory devices 34 to the buses 2630. The conductive leads 38 typically couple the memory devices 34 to all of the buses 2630 in parallel, although some of the lines in the command bus 28, such as chip select lines, may be coupled to the memory devices 34 in fewer than all of the memory modules 20.

In operation, the memory controller 14 applies row and column addresses through the address bus 26 and command signals to the command bus 28 to read data from or write data to the memory devices 34. In the event of a write memory access, there are also coupled from the memory controller 14 to the memory devices 34. In the event of a read memory access, data are coupled from the memory devices 34 to the memory controller 14. Although address, command and write data signals are applied to the memory devices 34 and all of the memory modules 20, a chip select signal or other similar signal selects the memory devices 34 on only one of the memory modules 20 for the memory access.

The memory modules 20 shown in FIG. 1 are normally configured for a particular data format. For example, sixteen memory devices 34 may be included in the memory module 20, and each memory device 34 may couple a single bit of data to and from the memory controller 14. In such case, each of the memory modules 20 will input and output data in 16-bit words. Alternatively, the memory devices 34 may be divided into two groups or “ranks” each of which are individually accessed by, for example, being enabled by separate chip select signals. In such case, if each memory device 34 couples a single bit of data to and from the memory controller 14, the memory module 20 will output data in 8-bit bytes. By way of further example, the memory devices 34 on each memory module may be individually accessed, and each memory device 34 may couple 8 bits of data to and from the memory controller 14. In such case, each memory module 20 will output data in 8-bit bytes. Other data formats used in conventional memory systems will be apparent to one skilled in the art.

The selection of a data format controls not only the size of the data word coupled to and from each memory module 20, but it also controls the effective size of the memory that may be addressed in each module 20. More specifically, assume each memory module 20 includes eight memory devices 34 each of which has an 8-bit data bus and one million addressable locations. Each memory device 34 thus has a capacity of 1 MB so that the total size of the memory module 20 is 8 MB. Each of the memory devices 34 may be individually addressed to interface with an 8-bit data bus so that there are 8 million addresses in the address space. Alternatively, all of the memory devices 34 may be simultaneously addressed to interface with a 64-bit data bus so that there are 1 million addresses in the address space. The memory devices 34 may also be operated in two ranks to interface with a 32-bit data bus with an address space of 4 million addresses. In all of these cases, the total memory capacity of the memory module 20 is 8 MB. However, in each of these cases the data bandwidth, i.e., the rate at which data bits are coupled through the data bus, and the number of memory addresses, i.e., the depth of the memory module 20, vary. The memory bandwidth and memory depth are thus trade-offs of each other.

In conventional memory systems, the memory bandwidth and memory depth are selected based the bandwidth and depth desired for a specific application. For example, a first data format may be used for a system in which maximizing bandwidth is important, such as a memory system used in a video graphics card. However, a second data format may be used in a system in which maximizing memory depth is important, such as in a database system. Unfortunately, the memory system must be optimized for either high memory bandwidth, high memory depth or a combination of bandwidth and depth. The memory system is optimized by selecting appropriate memory devices 34 for inclusion in the memory module 20 and selecting a configuration for the bus structure 24 and conductive leads 38 formed on the substrate 36. Insofar as the data format selected is determined by the hardware design, is not possible to easily alter the data format. Instead, different memory modules must be used, a different motherboard in which the memory modules are normally inserted must be used, and a different memory controller must be used. Therefore, the data format is normally a fixed data format optimized for a particular application, even though the memory system may be called upon to operate in another application in which a different data format would be optimal. In such cases, the memory system cannot provide optimum performance.

There is therefore a need for a memory system that can have a variety of data formats each of which can be optimized to a specific application.

A memory system that can be used in a computer system includes a controller operable to receive a memory request and to transmit a corresponding memory request to an input/output port. The memory system also includes a plurality of memory modules, each which includes a memory hub and a plurality of memory devices arranged in a plurality of ranks. The memory hub in each memory module is programmable to configure the memory module in a plurality of data formats each corresponding to a respective number of ranks of memory devices that are simultaneously accessed. The memory hubs in each of the memory modules may be programmed for the same or for different data formats. The memory hub in each memory module receives a memory request at an input/output port and couples a corresponding memory request to the memory device in each of the ranks that the memory hub has been programmed to access. When programmed for a high bandwidth, the memory hub simultaneously accesses the memory devices in all of the ranks. When programmed for a high memory depth, the memory hub accesses the memory devices in only one of the ranks at a time.

FIG. 1 is a block diagram of a conventional memory system containing several memory modules.

FIG. 2 is a block diagram of a memory system according to one example of the invention in which a controller is coupled to several memory modules each of which contains a reconfigurable memory hub coupled to several memory devices.

FIG. 3 is a memory map showing the use of the address space provided by the memory system of FIG. 2.

FIG. 4 is a block diagram of a memory system according to another example of the invention.

FIG. 5 is a block diagram of a computer system using the memory system of FIG. 2.

A memory system 50 according to one example of the invention is shown in FIG. 2. The memory system 50 includes a controller 52 coupled to several memory modules 54a, b . . . n through a high-speed link 58. The controller 52 may be coupled to a memory access device, such as a processor (not shown), or it may be, for example, itself a processor. The high-speed link 58 may be a bus formed by multiple conductors, an optical communication link, and RF communication link, or some other type of high-speed communication link. Typically, the high-speed link 58 will have a capacity for coupling data having a predetermined bus width between the controller 52 and each memory module 54. In the example shown in FIG. 2, the link 58 couples a 32-bit data word. The high-speed link 58 also couples address and command signals from the controller 52 to the memory modules 54. Although the high-speed link 58 is shown in FIG. 2 as having a multi-drop topology in which the link 58 is coupled to several memory modules 54a,b . . . n, other topologies may be used, including a point-two-point topology in which each of several links is coupled to a respective one of the memory modules 54a,b . . . n. A switching topology in which the high-speed bus 58 is selectively switched to each of the memory modules 54a,b . . . n or some other topology may also be used.

Each of the memory modules 54 includes a memory hub 60 having an input/output port 62 coupled to the high-speed link 58 and a bus system 68 coupled to several memory devices 70. The memory devices 70 may be, for example, dynamic random access memory devices (“DRAMs”) or some other type of memory devices. In the example shown in FIG. 2, the memory devices 70 are divided into four groups or “ranks” coupled to the memory hub 60 through a respective bus system. More particularly, a first rank 74 includes four memory devices 70 coupled to the memory hub 60 through a first bus system 76 having a 32-bit data bus. A second rank 80 containing four memory devices 70 are coupled to the memory hub 60 through a second bus system 82 having a 32-bit data bus. Similarly, third and fourth ranks 86, 88 are each coupled to the memory hub 60 through respective bus systems 90, 94 each having a 32-bit data bus. In the example shown in FIG. 2, each of the memory devices 70 have an 8-bit data bus so that the four memory devices 70 together provide 32 bits for the 32-bit data buses of the bus systems 76, 82, 90, 94. The bus systems 76, 82, 90, 94 also includes address and command buses coupling the memory hub 60 to the memory devices 70.

In operation, a non-volatile register 98 in the memory module 54 is programmed to configure the memory hub 60 depending upon whether a high memory bandwidth or a high memory depth is desired. For example, for a high memory bandwidth, the memory hub 60 addresses all of the memory devices 70 simultaneously so that 128 bits of data are written to or read from the memory devices 70 each memory access. If each memory device 70 stores 8 MB of data, for example, there will only be 1 million addresses in the memory system 50 in the high bandwidth mode. The 128 bits of data can be coupled through the high-speed link 58 by either increasing the speed of the link 58 or the size of the data word coupled through the link 58. For example, in the high-speed mode, a 128-bit data word may be coupled through the link 58. Therefore, for every memory access, 128 data bits will be coupled through the link 58. Alternatively, the link 58 may transfer only a 32-bit data word, but it may operate at four times the speed of the memory devices 70. Thus, for example, if the memory devices 70 operate at a rate of 500 MB/sec, the high-speed link 58 may couple data at a rate of 2 GB/sec. Other alternatives are also possible. For example, the high-speed link 58 may couple 64-bit data words at a rate of 1 GB/sec.

In the high memory depth mode, only one rank 74, 80, 86, 88 may be addressed at a time. In this mode, only 32 bits of data will be coupled to or from the memory module 54 with each memory access in contrast to the 128 bits of data coupled in the high bandwidth mode. However, since only one rank 74, 80, 86, 88 is addressed at a time, there will be 4 million addresses in the memory system 50, assuming that each memory device 70 stores 8 MB of data. Thus, in this mode, the address space is 4 times deeper than the address space in the high bandwidth mode. In the high memory depth mode, the high-speed link 58 can operate at a slower data rate than in the high bandwidth mode.

The memory hub 60 can also configure the memory module 54 to operate in a medium bandwidth, medium depth mode in which one pair of ranks 74, 80 are simultaneously accessed and the other pair of ranks 86, 88 are simultaneously accessed. In this mode, 64 bits of data are coupled through the high-speed link 58 with each memory access.

By allowing the memory hub 60 to configure the data format of the memory module 54, the data format can be optimized for a particular application being executed in a computer system or other electronic system containing the memory system 50. For example, when executing a graphics intensive application like a video game, the memory system 50 can be configured in the high bandwidth mode. When a computer system is executing a database application, for example, the memory system 50 can be configured in the high memory depth mode. The data format is therefore not fixed as in conventional memory systems.

Although all of the memory modules 54a,b . . . n may be configured to operate using the same data format, different memory modules 54a,b . . . n may be configured to operate using different data formats at the same time. For example, with reference to the memory map shown in FIG. 3, the first memory module 54a is configured in the high memory depth mode optimized for performing input/output functions. In this mode, 32 data bits are coupled through the high-speed link 58 with each memory access. Therefore, the first memory module 54a would be used for input/output functions by the application being executed in a computer system containing the memory system 50. The second memory module 54b is configured in the high bandwidth mode so that it can handle graphics processing in an optimum manner. In this mode, 128 data bits are coupled through the high-speed link 58 with each memory access. An application being executed by a computer system containing the memory system 50 might therefore access the second memory module 54b with a graphics processor (not shown). The third an fourth memory modules 54c,d are configured in the medium bandwidth mode optimized to serve as system main memory for a computer system. In this mode, 64 data bits are coupled through the high-speed link 58 with each memory access. By configuring each memory module 54 with a different data format, an application being executed can operate in an optimum manner even though it requires different data formats to do so. Furthermore, the manner in which the different memory modules 54 are configured can change depending upon the nature of the application being executed by a computer system containing the memory system 50. For example, the memory system 50 may be configured from using its address space as shown in the memory map shown in FIG. 3 to a configuration in which the first two memory modules 54a,b are configured for the high bandwidth mode and the second two memory modules 54c,d are configured for the high memory depth mode.

As previously mentioned, the controller 60 is coupled to the memory modules 54 through the high-speed link 58 using a multi-drop topography. However, a controller 60′ may be coupled to several memory modules 54′ using the topology shown in FIG. 4 in which a separate high-speed link 58′ is coupled to each memory module 54′. This topography further increases the memory bandwidth because data may be coupled to the controller 60′ through each of the high-speed links 58′ in the maximum memory bandwidth format.

A computer system 100 using the memory system 50 shown in FIG. 2 is shown in FIG. 5. The computer system 100 includes a processor 104 for performing various computing functions, such as executing specific software to perform specific calculations or tasks. The processor 104 includes a processor bus 106 that normally includes an address bus, a control bus, and a data bus. The processor bus 106 is typically coupled to cache memory 108, which is usually static random access memory (“SRAM”). Finally, the processor bus 106 is coupled to a system controller 110, which is also sometimes referred to as a “North Bridge” or “memory controller.”

The system controller 110 serves as a communications path to the processor 104 for a variety of other components. More specifically, the system controller 110 includes a graphics port that is typically coupled to a graphics controller 112, which is, in turn, coupled to a video monitor 114. The system controller 110 is also coupled to one or more input devices 1118, such as a keyboard or a mouse, to allow an operator to interface with the computer system 100. Typically, the computer system 100 also includes one or more output devices 120, such as a printer, coupled to the processor 104 through the system controller 110. One or more data storage devices 124 are also typically coupled to the processor 104 through the system controller 110 to allow the processor 104 to store data or retrieve data from internal or external storage media (not shown). Examples of typical storage devices 124 include hard and floppy disks, tape cassettes, and compact disk read-only memories (CD-ROMs).

The system controller 110 is coupled to several of the memory modules 54a,b . . . n through the high-speed link 58. The processor 104 accesses some of the memory modules 54 in the computer system 100 in a data format optimized for use as main memory. One of the memory modules 54 is directly accessed by the graphics controller 112, and this memory module is configured in the high bandwidth mode, as previously explained.

Although the computer system 100 uses the system controller 110 to generate memory requests that are coupled to the memory modules 54, other components that are either part of or separate from the system controller 110 may instead be used.

From the foregoing it will be appreciated that, although specific embodiments of the invention have been described herein for purposes of illustration, various modifications may be made without deviating from the spirit and scope of the invention. Accordingly, the invention is not limited except as by the appended claims.

Lee, Terry R., Jeddeloh, Joseph M.

Patent Priority Assignee Title
10013371, Jun 24 2005 GOOGLE LLC Configurable memory circuit system and method
10014047, Oct 08 2015 Rambus Inc. Memory module supporting time-division memory access
10268608, Jul 27 2012 Netlist, Inc. Memory module with timing-controlled data paths in distributed data buffers
10324841, Jul 27 2013 NETLIST, INC Memory module with local synchronization
10339999, Oct 08 2015 Rambus Inc. Variable width memory module supporting enhanced error detection and correction
10489314, Mar 05 2004 Netlist, Inc. Memory module with data buffering
10650881, Oct 08 2015 Rambus Inc. Variable width memory module supporting enhanced error detection and correction
10755757, Jan 05 2004 Smart Modular Technologies, Inc. Multi-rank memory module that emulates a memory module having a different number of ranks
10860506, Jul 27 2012 Netlist, Inc. Memory module with timing-controlled data buffering
10878888, Oct 08 2015 Rambus Inc. Variable width memory module supporting enhanced error detection and correction
10884923, Jul 27 2013 Netlist, Inc. Memory module with local synchronization and method of operation
11093417, Mar 05 2004 Netlist, Inc. Memory module with data buffering
11164622, Oct 08 2015 Rambus Inc. Variable width memory module supporting enhanced error detection and correction
11705187, Oct 08 2015 Rambus Inc. Variable width memory module supporting enhanced error detection and correction
11762788, Jul 27 2012 Netlist, Inc. Memory module with timing-controlled data buffering
7266633, May 17 2004 U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT System and method for communicating the synchronization status of memory modules during initialization of the memory modules
7289347, Aug 02 2002 U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT System and method for optically interconnecting memory devices
7289386, Mar 05 2004 NETLIST, INC Memory module decoder
7353320, May 14 2004 Round Rock Research, LLC Memory hub and method for memory sequencing
7370134, Mar 25 2004 Round Rock Research, LLC System and method for memory hub-based expansion bus
7382639, Aug 02 2002 U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT System and method for optically interconnecting memory devices
7411807, Aug 02 2002 U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT System and method for optically interconnecting memory devices
7434081, Dec 29 2003 U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT System and method for read synchronization of memory modules
7461286, Oct 27 2003 Round Rock Research, LLC System and method for using a learning sequence to establish communications on a high-speed nonsynchronous interface in the absence of clock forwarding
7477257, Dec 15 2005 Nvidia Corporation Apparatus, system, and method for graphics memory hub
7489875, Aug 09 2002 U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT System and method for multiple bit optical data transmission in memory systems
7532537, Mar 05 2004 NETLIST, INC Memory module with a circuit providing load isolation and memory domain translation
7546435, Feb 05 2004 Round Rock Research, LLC Dynamic command and/or address mirroring system and method for memory modules
7558887, Sep 05 2007 International Business Machines Corporation Method for supporting partial cache line read and write operations to a memory module to reduce read and write data traffic on a memory channel
7562178, May 14 2004 Round Rock Research, LLC Memory hub and method for memory sequencing
7580312, Jul 31 2006 GOOGLE LLC Power saving system and method for use with a plurality of memory circuits
7581127, Jul 31 2006 GOOGLE LLC Interface circuit system and method for performing power saving operations during a command-related latency
7584308, Aug 31 2007 International Business Machines Corporation System for supporting partial cache line write operations to a memory module to reduce write data traffic on a memory channel
7590796, Jul 31 2006 GOOGLE LLC System and method for power management in memory systems
7596641, Aug 31 2004 U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT System and method for transmitting data packets in a computer system having a memory hub architecture
7599205, Sep 02 2005 GOOGLE LLC Methods and apparatus of stacking DRAMs
7609567, Jun 24 2005 GOOGLE LLC System and method for simulating an aspect of a memory circuit
7610430, Mar 25 2004 Round Rock Research, LLC System and method for memory hub-based expansion bus
7619912, Mar 05 2004 Netlist, Inc. Memory module decoder
7636274, Mar 05 2004 Netlist, Inc. Memory module with a circuit providing load isolation and memory domain translation
7644253, Jun 07 2002 Round Rock Research, LLC Memory hub with internal cache and/or memory access prediction
7716444, Aug 29 2002 Round Rock Research, LLC Method and system for controlling memory accesses to memory modules having a memory hub architecture
7717752, Jul 01 2008 TWITTER, INC 276-pin buffered memory module with enhanced memory system interconnect and features
7724589, Jul 31 2006 GOOGLE LLC System and method for delaying a signal communicated from a system to at least one of a plurality of memory circuits
7730338, Jul 31 2006 GOOGLE LLC Interface circuit system and method for autonomously performing power management operations in conjunction with a plurality of memory circuits
7761724, Jul 31 2006 GOOGLE LLC Interface circuit system and method for performing power management operations in conjunction with only a portion of a memory circuit
7770077, Jan 24 2008 International Business Machines Corporation Using cache that is embedded in a memory hub to replace failed memory cells in a memory subsystem
7805586, Aug 29 2002 U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT System and method for optimizing interconnections of memory devices in a multichip module
7809913, Jun 27 2007 LENOVO INTERNATIONAL LIMITED Memory chip for high capacity memory subsystem supporting multiple speed bus
7818497, Aug 31 2007 International Business Machines Corporation Buffered memory module supporting two independent memory channels
7818512, Jun 27 2007 LENOVO INTERNATIONAL LIMITED High capacity memory subsystem architecture employing hierarchical tree configuration of memory modules
7818712, Jun 19 2003 Round Rock Research, LLC Reconfigurable memory module and method
7822936, Jun 27 2007 LENOVO INTERNATIONAL LIMITED Memory chip for high capacity memory subsystem supporting replication of command data
7840748, Aug 31 2007 International Business Machines Corporation Buffered memory module with multiple memory device data interface ports supporting double the memory capacity
7861014, Aug 31 2007 International Business Machines Corporation System for supporting partial cache line read operations to a memory module to reduce read data traffic on a memory channel
7864627, Mar 05 2004 Netlist, Inc. Memory module decoder
7865674, Aug 31 2007 International Business Machines Corporation System for enhancing the memory bandwidth available through a memory module
7881150, Mar 05 2004 Netlist, Inc. Circuit providing load isolation and memory domain translation for memory module
7899969, Mar 25 2004 Round Rock Research, LLC System and method for memory hub-based expansion bus
7899983, Aug 31 2007 International Business Machines Corporation Buffered memory module supporting double the memory device data width in the same physical space as a conventional memory module
7908452, Aug 29 2002 Round Rock Research, LLC Method and system for controlling memory accesses to memory modules having a memory hub architecture
7916574, Mar 05 2004 Netlist, Inc. Circuit providing load isolation and memory domain translation for memory module
7921264, Jun 27 2007 LENOVO INTERNATIONAL LIMITED Dual-mode memory chip for high capacity memory subsystem
7921271, Jun 27 2007 LENOVO INTERNATIONAL LIMITED Hub for supporting high capacity memory subsystem
7925824, Jan 24 2008 International Business Machines Corporation System to reduce latency by running a memory channel frequency fully asynchronous from a memory device frequency
7925825, Jan 24 2008 International Business Machines Corporation System to support a full asynchronous interface within a memory hub device
7925826, Jan 24 2008 International Business Machines Corporation System to increase the overall bandwidth of a memory channel by allowing the memory channel to operate at a frequency independent from a memory device frequency
7930469, Jan 24 2008 International Business Machines Corporation System to provide memory system power reduction without reducing overall memory system performance
7930470, Jan 24 2008 International Business Machines Corporation System to enable a memory hub device to manage thermal conditions at a memory device level transparent to a memory controller
7945737, Jun 07 2002 Round Rock Research, LLC Memory hub with internal cache and/or memory access prediction
7949803, Aug 31 2004 U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT System and method for transmitting data packets in a computer system having a memory hub architecture
7965578, Mar 05 2004 Netlist, Inc. Circuit for providing chip-select signals to a plurality of ranks of a DDR memory module
7965579, Mar 05 2004 Netlist, Inc. Circuit providing load isolation and memory domain translation for memory module
7996641, Jun 27 2007 LENOVO INTERNATIONAL LIMITED Structure for hub for supporting high capacity memory subsystem
8019589, Jul 31 2006 GOOGLE LLC Memory apparatus operable to perform a power-saving operation
8019919, Sep 05 2007 International Business Machines Corporation Method for enhancing the memory bandwidth available through a memory module
8019949, Jun 27 2007 LENOVO INTERNATIONAL LIMITED High capacity memory subsystem architecture storing interleaved data for reduced bus speed
8037258, Jun 27 2007 LENOVO INTERNATIONAL LIMITED Structure for dual-mode memory chip for high capacity memory subsystem
8037270, Jun 27 2007 LENOVO INTERNATIONAL LIMITED Structure for memory chip for high capacity memory subsystem supporting replication of command data
8037272, Mar 21 2008 LENOVO INTERNATIONAL LIMITED Structure for memory chip for high capacity memory subsystem supporting multiple speed bus
8041881, Jul 31 2006 GOOGLE LLC Memory device with emulated characteristics
8055833, Oct 05 2006 GOOGLE LLC System and method for increasing capacity, performance, and flexibility of flash storage
8060774, Jun 24 2005 GOOGLE LLC Memory systems and memory modules
8072837, Mar 05 2004 Netlist, Inc. Circuit providing load isolation and memory domain translation for memory module
8077535, Jul 31 2006 GOOGLE LLC Memory refresh apparatus and method
8080874, Sep 14 2007 GOOGLE LLC Providing additional space between an integrated circuit and a circuit board for positioning a component therebetween
8081474, Dec 18 2007 GOOGLE LLC Embossed heat spreader
8081535, Mar 05 2004 Netlist, Inc. Circuit for providing chip-select signals to a plurality of ranks of a DDR memory module
8081536, Mar 05 2004 Netlist, Inc. Circuit for memory module
8081537, Mar 05 2004 Netlist, Inc. Circuit for providing chip-select signals to a plurality of ranks of a DDR memory module
8082482, Aug 31 2007 International Business Machines Corporation System for performing error correction operations in a memory hub device of a memory module
8086815, Aug 29 2002 Round Rock Research, LLC System for controlling memory accesses to memory modules having a memory hub architecture
8086936, Aug 31 2007 International Business Machines Corporation Performing error correction at a memory device level that is transparent to a memory channel
8089795, Feb 09 2006 GOOGLE LLC Memory module with memory stack and interface with enhanced capabilities
8090897, Jul 31 2006 GOOGLE LLC System and method for simulating an aspect of a memory circuit
8111566, Nov 16 2007 GOOGLE LLC Optimal channel design for memory devices for providing a high-speed memory interface
8112266, Jul 31 2006 GOOGLE LLC Apparatus for simulating an aspect of a memory circuit
8117371, Mar 25 2004 Round Rock Research, LLC System and method for memory hub-based expansion bus
8127049, Mar 12 2008 MATROX GRAPHICS INC.; MATROX GRAPHICS INC Input/output pin allocation for data streams of variable widths
8127081, Jun 20 2003 Round Rock Research, LLC Memory hub and access method having internal prefetch buffers
8130560, Nov 13 2006 GOOGLE LLC Multi-rank partial width memory modules
8140936, Jan 24 2008 International Business Machines Corporation System for a combined error correction code and cyclic redundancy check code for a memory channel
8154935, Jul 31 2006 GOOGLE LLC Delaying a signal communicated from a system to at least one of a plurality of memory circuits
8169233, Jun 09 2009 GOOGLE LLC Programming of DIMM termination resistance values
8190819, Aug 29 2002 U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT System and method for optimizing interconnections of memory devices in a multichip module
8194085, Dec 15 2005 Nvidia Corporation Apparatus, system, and method for graphics memory hub
8195918, Jun 07 2002 Round Rock Research, LLC Memory hub with internal cache and/or memory access prediction
8209479, Jul 18 2007 GOOGLE LLC Memory circuit system and method
8234479, Aug 29 2002 Round Rock Research, LLC System for controlling memory accesses to memory modules having a memory hub architecture
8239607, Jun 04 2004 U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT System and method for an asynchronous data buffer having buffer write and read pointers
8244971, Jul 31 2006 GOOGLE LLC Memory circuit system and method
8250295, Jan 05 2004 Smart Modular Technologies, Inc.; SMART MODULAR TECHNOLOGIES, INC Multi-rank memory module that emulates a memory module having a different number of ranks
8261174, Jan 13 2009 International Business Machines Corporation Protecting and migrating memory lines
8280714, Jul 31 2006 GOOGLE LLC Memory circuit simulation system and method with refresh capabilities
8327104, Jul 31 2006 GOOGLE LLC Adjusting the timing of signals associated with a memory system
8335894, Jul 25 2008 GOOGLE LLC Configurable memory system with interface circuit
8340953, Jul 31 2006 GOOGLE LLC Memory circuit simulation with power saving capabilities
8346998, Aug 31 2004 U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT System and method for transmitting data packets in a computer system having a memory hub architecture
8359187, Jun 24 2005 GOOGLE LLC Simulating a different number of memory circuit devices
8370566, Oct 05 2006 GOOGLE LLC System and method for increasing capacity, performance, and flexibility of flash storage
8386722, Jun 23 2008 GOOGLE LLC Stacked DIMM memory interface
8386833, Jun 24 2005 GOOGLE LLC Memory systems and memory modules
8392686, Dec 29 2003 U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT System and method for read synchronization of memory modules
8397013, Oct 05 2006 GOOGLE LLC Hybrid memory module
8417870, Jul 16 2009 Netlist, Inc. System and method of increasing addressable memory space on a memory board
8438328, Feb 21 2008 GOOGLE LLC Emulation of abstracted DIMMs using abstracted DRAMs
8438329, Apr 08 2004 U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT System and method for optimizing interconnections of components in a multichip memory module
8446781, Nov 13 2006 GOOGLE LLC Multi-rank partial width memory modules
8499127, Jun 07 2002 Round Rock Research, LLC Memory hub with internal cache and/or memory access prediction
8504782, Jan 30 2004 U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT Buffer control system and method for a memory system having outstanding read and write request buffers
8516185, Jul 16 2009 NETLIST, INC System and method utilizing distributed byte-wise buffers on a memory module
8516188, Mar 05 2004 Netlist, Inc. Circuit for memory module
8566516, Jul 31 2006 GOOGLE LLC Refresh management of memory modules
8566556, Feb 09 2006 GOOGLE LLC Memory module with memory stack and interface with enhanced capabilities
8582339, Sep 01 2005 GOOGLE LLC System including memory stacks
8589643, Oct 20 2003 Round Rock Research, LLC Arbitration system and method for memory responses in a hub-based memory system
8595419, Jul 31 2006 GOOGLE LLC Memory apparatus operable to perform a power-saving operation
8601204, Jul 31 2006 GOOGLE LLC Simulating a refresh operation latency
8612839, Jan 13 2009 International Business Machines Corporation Protecting and migrating memory lines
8615679, Jun 24 2005 GOOGLE LLC Memory modules with reliability and serviceability functions
8619452, Sep 02 2005 GOOGLE LLC Methods and apparatus of stacking DRAMs
8626998, Jan 05 2004 Smart Modular Technologies, Inc. Multi-rank memory module that emulates a memory module having a different number of ranks
8631193, Feb 21 2008 GOOGLE LLC Emulation of abstracted DIMMS using abstracted DRAMS
8631220, Jul 31 2006 GOOGLE LLC Adjusting the timing of signals associated with a memory system
8671244, Jul 31 2006 GOOGLE LLC Simulating a memory standard
8675429, Nov 16 2007 GOOGLE LLC Optimal channel design for memory devices for providing a high-speed memory interface
8705240, Dec 18 2007 GOOGLE LLC Embossed heat spreader
8730670, Dec 18 2007 GOOGLE LLC Embossed heat spreader
8745321, Jul 31 2006 GOOGLE LLC Simulating a memory standard
8751732, Oct 05 2006 GOOGLE LLC System and method for increasing capacity, performance, and flexibility of flash storage
8756364, Mar 05 2004 Netlist, Inc. Multirank DDR memory modual with load reduction
8760936, Nov 13 2006 GOOGLE LLC Multi-rank partial width memory modules
8762675, Jun 23 2008 GOOGLE LLC Memory system for synchronous data transmission
8773937, Jun 24 2005 GOOGLE LLC Memory refresh apparatus and method
8775764, Mar 08 2004 U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT Memory hub architecture having programmable lane widths
8788765, Jan 30 2004 U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT Buffer control system and method for a memory system having outstanding read and write request buffers
8796830, Sep 01 2006 GOOGLE LLC Stackable low-profile lead frame package
8797779, Feb 09 2006 GOOGLE LLC Memory module with memory stack and interface with enhanced capabilites
8811065, Sep 02 2005 GOOGLE LLC Performing error detection on DRAMs
8819356, Jul 25 2008 GOOGLE LLC Configurable multirank memory system with interface circuit
8868829, Jul 31 2006 GOOGLE LLC Memory circuit system and method
8880833, Dec 29 2003 U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT System and method for read synchronization of memory modules
8930642, Apr 29 2009 U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT Configurable multi-port memory device and method thereof
8954687, Aug 05 2002 U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT Memory hub and access method having a sequencer and internal row caching
8972673, Jul 31 2006 GOOGLE LLC Power management of memory circuits by virtual memory simulation
8977806, Oct 15 2006 GOOGLE LLC Hybrid memory module
8982624, Oct 02 2012 SanDisk Technologies LLC Adjustable read time for memory
8990489, Jan 05 2004 Smart Modular Technologies, Inc. Multi-rank memory module that emulates a memory module having a different number of ranks
9037809, Apr 14 2008 Netlist, Inc. Memory module with circuit providing load isolation and noise reduction
9047976, Jul 31 2006 GOOGLE LLC Combined signal delay and power saving for use with a plurality of memory circuits
9128632, Jul 27 2012 NETLIST, INC Memory module with distributed data buffers and method of operation
9171585, Jun 24 2005 GOOGLE LLC Configurable memory circuit system and method
9274991, Nov 01 2004 U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT Memory hub architecture having programmable lane widths
9357649, May 08 2012 Inernational Business Machines Corporation 276-pin buffered memory card with enhanced memory system interconnect
9431119, Oct 02 2012 SanDisk Technologies LLC Adjustable read time for memory
9507739, Jun 24 2005 GOOGLE LLC Configurable memory circuit system and method
9519315, Mar 12 2013 International Business Machines Corporation 276-pin buffered memory card with enhanced memory system interconnect
9542352, Feb 09 2006 GOOGLE LLC System and method for reducing command scheduling constraints of memory circuits
9542353, Feb 09 2006 GOOGLE LLC System and method for reducing command scheduling constraints of memory circuits
9632929, Feb 09 2006 GOOGLE LLC Translating an address associated with a command communicated between a system and memory circuits
9697884, Oct 08 2015 Rambus Inc. Variable width memory module supporting enhanced error detection and correction
9727458, Feb 09 2006 GOOGLE LLC Translating an address associated with a command communicated between a system and memory circuits
9858215, Mar 05 2004 Netlist, Inc. Memory module with data buffering
Patent Priority Assignee Title
3742253,
4045781, Feb 13 1976 Digital Equipment Corporation Memory module with selectable byte addressing for digital data processing system
4240143, Dec 22 1978 Unisys Corporation Hierarchical multi-processor network for memory sharing
4245306, Dec 21 1978 Unisys Corporation Selection of addressed processor in a multi-processor network
4253144, Dec 21 1978 Unisys Corporation Multi-processor communication network
4253146, Dec 21 1978 Unisys Corporation Module for coupling computer-processors
4608702, Dec 21 1984 ADVANCED MICRO DEVICES, INC , 901 THOMPSON PLACE, P O BOX 3453, SUNNYVALE, CA 94088 A CORP OF DE Method for digital clock recovery from Manchester-encoded signals
4707823, Jul 21 1986 Chrysler Motors Corporation Fiber optic multiplexed data acquisition system
4724520, Jul 01 1985 United Technologies Corporation Modular multiport data hub
4831520, Feb 24 1987 HEWLETT-PACKARD DEVELOPMENT COMPANY, L P Bus interface circuit for digital data processor
4891808, Dec 24 1987 Tellabs Operations, Inc Self-synchronizing multiplexer
4930128, Jun 26 1987 Hitachi, Ltd. Method for restart of online computer system and apparatus for carrying out the same
4953930, Mar 15 1989 Ramtech, Inc.; RAMTECH, INC , A CORP OF DE CPU socket supporting socket-to-socket optical communications
5241506, Nov 15 1989 Kabushiki Kaisha Toshiba Semiconductor memory circuit apparatus
5243703, Apr 18 1990 Rambus, Inc. Apparatus for synchronously generating clock signals in a data processing system
5251303, Jan 13 1989 International Business Machines Corporation System for DMA block data transfer based on linked control blocks
5269022, Mar 28 1990 Kabushiki Kaisha Toshiba Method and apparatus for booting a computer system by restoring the main memory from a backup memory
5313590, Jan 05 1990 KLEINER PERKINS CAUFIELD-BYERS IV System having fixedly priorized and grouped by positions I/O lines for interconnecting router elements in plurality of stages within parrallel computer
5317752, Dec 22 1989 Tandem Computers Incorporated Fault-tolerant computer system with auto-restart after power-fall
5319755, Apr 18 1990 Rambus, Inc. Integrated circuit I/O using high performance bus interface
5327553, Dec 22 1989 Tandem Computers Incorporated Fault-tolerant computer system with /CONFIG filesystem
5355391, Mar 06 1992 RAMBUS INC A CORP OF CALIFORNIA High speed bus system
5432823, Mar 06 1992 Rambus, Inc. Method and circuitry for minimizing clock-data skew in a bus system
5432907, May 12 1992 HEWLETT-PACKARD DEVELOPMENT COMPANY, L P Network hub with integrated bridge
5442770, Jan 24 1989 RENESAS ELECTRONICS AMERICA, INC Triple port cache memory
5461627, Dec 24 1991 Proxim Wireless Corporation Access protocol for a common channel wireless network
5465229, May 19 1992 Sun Microsystems, Inc. Single in-line memory module
5479370, Feb 20 1992 Kabushiki Kaisha Toshiba Semiconductor memory with bypass circuit
5497476, Sep 21 1992 International Business Machines Corporation Scatter-gather in data processing system
5502621, Mar 31 1994 HEWLETT-PACKARD DEVELOPMENT COMPANY, L P Mirrored pin assignment for two sided multi-chip layout
5544319, Mar 25 1992 Sun Microsystems, Inc Fiber optic memory coupling system with converter transmitting and receiving bus data in parallel fashion and diagnostic data in serial fashion
5566325, Jun 30 1994 SAMSUNG ELECTRONICS CO , LTD Method and apparatus for adaptive memory access
5577220, Jul 23 1993 LENOVO SINGAPORE PTE LTD Method for saving and restoring the state of a CPU executing code in protected mode including estimating the value of the page table base register
5581767, Jun 16 1993 Nippon Sheet Glass Co., Ltd. Bus structure for multiprocessor system having separated processor section and control/memory section
5606717, Apr 18 1990 Rambus, Inc. Memory circuitry having bus interface for receiving information in packets and access time registers
5638334, Apr 18 1990 Rambus Inc. Integrated circuit I/O using a high performance bus interface
5638534, Mar 31 1995 Accentus PLC Memory controller which executes read and write commands out of order
5659798, Feb 02 1996 TRUSTEES OF PRINCETON UNIVERSITY, THE Method and system for initiating and loading DMA controller registers by using user-level programs
5687325, Apr 19 1996 Intellectual Ventures II LLC Application specific field programmable gate array
5706224, Oct 10 1996 AVAGO TECHNOLOGIES GENERAL IP SINGAPORE PTE LTD Content addressable memory and random access memory partition circuit
5710733, Jan 22 1996 Hewlett Packard Enterprise Development LP Processor-inclusive memory module
5715456, Feb 13 1995 Lenovo PC International Method and apparatus for booting a computer system without pre-installing an operating system
5729709, Nov 12 1993 Intel Corporation Memory controller with burst addressing circuit
5748616, Sep 19 1994 LBF ENTERPRISES Data link module for time division multiplexing control systems
5796413, Dec 06 1995 HEWLETT-PACKARD DEVELOPMENT COMPANY, L P Graphics controller utilizing video memory to provide macro command capability and enhanched command buffering
5818844, Jun 06 1996 GLOBALFOUNDRIES Inc Address generation and data path arbitration to and from SRAM to accommodate multiple transmitted packets
5819304, Jan 29 1996 AONIX, S A Random access memory assembly
5822255, Aug 13 1996 SOCIONEXT INC Semiconductor integrated circuit for supplying a control signal to a plurality of object circuits
5832250, Jan 26 1996 Unisys Corporation Multi set cache structure having parity RAMs holding parity bits for tag data and for status data utilizing prediction circuitry that predicts and generates the needed parity bits
5875352, Nov 03 1995 Oracle America, Inc Method and apparatus for multiple channel direct memory access control
5875454, Jul 24 1996 International Business Machiness Corporation Compressed data cache storage system
5887159, Dec 11 1996 HEWLETT-PACKARD DEVELOPMENT COMPANY, L P Dynamically determining instruction hint fields
5889714, Nov 03 1997 Hewlett Packard Enterprise Development LP Adaptive precharge management for synchronous DRAM
5928343, Apr 18 1990 Rambus Inc. Memory module having memory devices containing internal device ID registers and method of initializing same
5963942, Jan 16 1996 Fujitsu Limited Pattern search apparatus and method
5966724, Jan 11 1996 Micron Technology, Inc Synchronous memory device with dual page and burst mode operations
5973935, Apr 07 1997 U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT Interdigitated leads-over-chip lead frame for supporting an integrated circuit die
5973951, May 19 1992 Sun Microsystems, Inc. Single in-line memory module
5978567, Jul 27 1994 CSC Holdings, LLC System for distribution of interactive multimedia and linear programs by enabling program webs which include control scripts to define presentation by client transceiver
5987196, Nov 06 1997 U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT Semiconductor structure having an optical signal path in a substrate and method for forming the same
6011741, Apr 11 1991 SanDisk Technologies LLC Computer memory cards using flash EEPROM integrated circuit chips and memory-controller systems
6023726, Jan 20 1998 Meta Platforms, Inc User configurable prefetch control system for enabling client to prefetch documents from a network server
6029250, Sep 09 1998 Round Rock Research, LLC Method and apparatus for adaptively adjusting the timing offset between a clock signal and digital signals transmitted coincident with that clock signal, and memory device and system using same
6031241, Mar 11 1997 EUV, L L C Capillary discharge extreme ultraviolet lamp source for EUV microlithography and other related applications
6033951, Aug 16 1996 United Microelectronics Corp. Process for fabricating a storage capacitor for semiconductor memory devices
6038630, Mar 24 1998 International Business Machines Corporation Shared access control device for integrated system with multiple functional units accessing external structures over multiple data buses
6061263, Dec 29 1998 Round Rock Research, LLC Small outline rambus in-line memory module
6061296, Aug 17 1998 TAIWAN SEMICONDUCTOR MANUFACTURING CO , LTD Multiple data clock activation with programmable delay for use in multiple CAS latency memory devices
6067262, Dec 11 1998 AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE LIMITED Redundancy analysis for embedded memories with built-in self test and built-in self repair
6067649, Jun 10 1998 SAMSUNG ELECTRONICS CO , LTD Method and apparatus for a low power self test of a memory subsystem
6073190, Jul 18 1997 U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT System for dynamic buffer allocation comprising control logic for controlling a first address buffer and a first data buffer as a matched pair
6076139, Dec 31 1996 Hewlett Packard Enterprise Development LP Multimedia computer architecture with multi-channel concurrent memory access
6079008, Apr 04 1997 HANGER SOLUTIONS, LLC Multiple thread multiple data predictive coded parallel processing system and method
6092158, Jun 13 1997 Intel Corporation Method and apparatus for arbitrating between command streams
6098158, Dec 18 1997 Lenovo PC International Software-enabled fast boot
6105075, Aug 05 1997 PMC-SIERRA, INC Scatter gather memory system for a hardware accelerated command interpreter engine
6111757, Jan 16 1998 International Business Machines Corp.; International Business Machines Corporation SIMM/DIMM memory module
6125431, Aug 02 1996 OKI SEMICONDUCTOR CO , LTD Single-chip microcomputer using adjustable timing to fetch data from an external memory
6128703, Sep 05 1997 Integrated Device Technology, Inc. Method and apparatus for memory prefetch operation of volatile non-coherent data
6131149, Jun 04 1997 SUNPLUS TECHNOLOGY CO , LTD Apparatus and method for reading data from synchronous memory with skewed clock pulses
6134624, Jun 08 1998 Oracle America, Inc High bandwidth cache system
6137709, Dec 29 1998 Round Rock Research, LLC Small outline memory module
6144587, Jun 23 1998 Longitude Licensing Limited Semiconductor memory device
6145033, Jul 17 1998 Seiko Epson Corporation Management of display FIFO requests for DRAM access wherein low priority requests are initiated when FIFO level is below/equal to high threshold value
6167465, May 20 1998 Creative Technology, Ltd System for managing multiple DMA connections between a peripheral device and a memory and performing real-time operations on data carried by a selected DMA connection
6167486, Nov 18 1996 RENESAS ELECTRONICS AMERICA, INC Parallel access virtual channel memory system with cacheable channels
6175571, Jul 22 1994 NETWORK PERIPHERALS, INC Distributed memory switching hub
6185352, Feb 24 2000 Corning Optical Communications LLC Optical fiber ribbon fan-out cables
6185676, Sep 30 1997 Intel Corporation Method and apparatus for performing early branch prediction in a microprocessor
6186400, Mar 20 1998 Symbol Technologies, LLC Bar code reader with an integrated scanning component module mountable on printed circuit board
6191663, Dec 22 1998 Intel Corporation Echo reduction on bit-serial, multi-drop bus
6201724, Nov 12 1998 Longitude Licensing Limited Semiconductor memory having improved register array access speed
6208180, Dec 29 1995 Intel Corporation Core clock correction in a 2/N mode clocking scheme
6212590, Dec 22 1997 SAMSUNG ELECTRONICS CO , LTD Computer system having integrated bus bridge design with delayed transaction arbitration mechanism employed within laptop computer docked to expansion base
6219725, Aug 28 1998 HEWLETT-PACKARD DEVELOPMENT COMPANY, L P Method and apparatus for performing direct memory access transfers involving non-sequentially-addressable memory locations
6223301, Sep 30 1997 Hewlett Packard Enterprise Development LP Fault tolerant memory
6233376, May 18 1999 The United States of America as represented by the Secretary of the Navy Embedded fiber optic circuit boards and integrated circuits
6243769, Jul 18 1997 U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT Dynamic buffer allocation for a computer system
6243831, Oct 31 1998 HEWLETT-PACKARD DEVELOPMENT COMPANY, L P Computer system with power loss protection mechanism
6246618, Jun 30 2000 Mitsubishi Denki Kabushiki Kaisha Semiconductor integrated circuit capable of testing and substituting defective memories and method thereof
6247107, Apr 06 1998 Advanced Micro Devices, Inc. Chipset configured to perform data-directed prefetching
6249802, Sep 19 1997 Hewlett Packard Enterprise Development LP Method, system, and computer program product for allocating physical memory in a distributed shared memory network
6256692, Oct 13 1997 Fujitsu Limited CardBus interface circuit, and a CardBus PC having the same
6266730, Sep 26 1997 Rambus Inc. High-frequency bus system
6272609, Jul 31 1998 Round Rock Research, LLC Pipelined memory controller
6285349, Feb 26 1999 Intel Corporation Correcting non-uniformity in displays
6286083, Jul 08 1998 HEWLETT-PACKARD DEVELOPMENT COMPANY, L P Computer system with adaptive memory arbitration scheme
6294937, May 25 1999 AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE LIMITED Method and apparatus for self correcting parallel I/O circuitry
6301637, Jun 08 1998 Storage Technology Corporation High performance data paths
6327642, Nov 18 1996 RENESAS ELECTRONICS AMERICA, INC Parallel access virtual channel memory system
6330205, Dec 22 1999 Longitude Licensing Limited Virtual channel synchronous dynamic random access memory
6347055, Jun 24 1999 NEC Corporation Line buffer type semiconductor memory device capable of direct prefetch and restore operations
6349363, Dec 08 1998 Intel Corporation Multi-section cache with different attributes for each section
6356573, Jan 31 1998 Mellanox Technologies Ltd Vertical cavity surface emitting laser
6367074, Dec 28 1998 Intel Corporation Operation of a system
6370068, Jan 05 2000 SAMSUNG ELECTRONICS CO , LTD Semiconductor memory devices and methods for sampling data therefrom based on a relative position of a memory cell array section containing the data
6370611, Apr 04 2000 Hewlett Packard Enterprise Development LP Raid XOR operations to synchronous DRAM using a read buffer and pipelining of synchronous DRAM burst read data
6373777, Jul 14 1998 NEC Corporation Semiconductor memory
6381190, May 13 1999 Longitude Licensing Limited Semiconductor memory device in which use of cache can be selected
6389514, Mar 25 1999 Hewlett Packard Enterprise Development LP Method and computer system for speculatively closing pages in memory
6392653, Jun 25 1998 Inria Institut National de Recherche en Informatique et en Automatique Device for processing acquisition data, in particular image data
6401149, May 05 1999 CAVIUM INTERNATIONAL; MARVELL ASIA PTE, LTD Methods for context switching within a disk controller
6401213, Jul 09 1999 Round Rock Research, LLC Timing circuit for high speed memory
6405280, Jun 05 1998 U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT Packet-oriented synchronous DRAM interface supporting a plurality of orderings for data block transfers within a burst sequence
6421744, Oct 25 1999 SHENZHEN XINGUODU TECHNOLOGY CO , LTD Direct memory access controller and method therefor
6430696, Nov 30 1998 Round Rock Research, LLC Method and apparatus for high speed data capture utilizing bit-to-bit timing correction, and memory device using same
6433785, Apr 09 1999 Intel Corporation; INETL CORPORATION Method and apparatus for improving processor to graphics device throughput
6434639, Nov 13 1998 Intel Corporation System for combining requests associated with one or more memory locations that are collectively associated with a single cache line to furnish a single memory operation
6434696, May 11 1998 ANPA INC Method for quickly booting a computer system
6434736, Jul 08 1999 Intel Corporation Location based timing scheme in memory design
6438622, Nov 17 1998 Intel Corporation Multiprocessor system including a docking system
6438668, Sep 30 1999 Apple Inc Method and apparatus for reducing power consumption in a digital processing system
6449308, May 25 1999 U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT High-speed digital distribution system
6453393, Sep 18 2000 Intel Corporation Method and apparatus for interfacing to a computer memory
6457116, Oct 31 1997 AVAGO TECHNOLOGIES GENERAL IP SINGAPORE PTE LTD Method and apparatus for controlling contexts of multiple context processing elements in a network of multiple context processing elements
6460108, Mar 31 1999 Intel Corporation Low cost data streaming mechanism
6460114, Jul 29 1999 U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT Storing a flushed cache line in a memory buffer of a controller
6462978, Aug 21 1997 Renesas Electronics Corporation Method of designing semiconductor integrated circuit device and semiconductor integrated circuit device
6463059, Dec 04 1998 CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC Direct memory access execution engine with indirect addressing of circular queues in addition to direct memory addressing
6470422, Dec 08 1998 Intel Corporation Buffer memory management in a system having multiple execution entities
6473828, Jul 03 1998 Renesas Electronics Corporation Virtual channel synchronous dynamic random access memory
6477592, Aug 06 1999 Integrated Memory Logic, Inc System for I/O interfacing for semiconductor chip utilizing addition of reference element to each data element in first data stream and interpret to recover data elements of second data stream
6477614, Sep 30 1998 Intel Corporation Method for implementing multiple memory buses on a memory module
6477621, Nov 18 1996 RENESAS ELECTRONICS AMERICA, INC Parallel access virtual channel memory system
6479322, Jun 01 1998 Renesas Electronics Corporation Semiconductor device with two stacked chips in one resin body and method of producing
6487556, Dec 18 1998 International Business Machines Corporation Method and system for providing an associative datastore within a data processing system
6490188, Sep 02 1999 Round Rock Research, LLC Semiconductor devices having mirrored terminal arrangements, devices including same, and methods of testing such semiconductor devices
6493803, Aug 23 1999 GLOBALFOUNDRIES Inc Direct memory access controller with channel width configurability support
6496193, Dec 30 1999 Intel Corporation Method and apparatus for fast loading of texture data into a tiled memory
6496909, Apr 06 1999 Hewlett Packard Enterprise Development LP Method for managing concurrent access to virtual memory data structures
6501471, Dec 13 1999 Intel Corporation Volume rendering
6505287, Dec 20 1999 HTC Corporation Virtual channel memory access controlling circuit
6523092, Sep 29 2000 Intel Corporation Cache line replacement policy enhancement to avoid memory page thrashing
6523093, Sep 29 2000 Intel Corporation Prefetch buffer allocation and filtering system
6526483, Sep 20 2000 AVAGO TECHNOLOGIES GENERAL IP SINGAPORE PTE LTD Page open hint in transactions
6526498, Oct 31 1997 AVAGO TECHNOLOGIES GENERAL IP SINGAPORE PTE LTD Method and apparatus for retiming in a network of multiple context processing elements
6539490, Aug 30 1999 U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT Clock distribution without clock delay or skew
6552564, Aug 30 1999 Micron Technology, Inc. Technique to reduce reflections and ringing on CMOS interconnections
6553479, Oct 31 1997 AVAGO TECHNOLOGIES GENERAL IP SINGAPORE PTE LTD Local control of multiple context processing elements with major contexts and minor contexts
6564329, Mar 16 1999 HANGER SOLUTIONS, LLC System and method for dynamic clock generation
6587912, Sep 30 1998 Intel Corporation Method and apparatus for implementing multiple memory buses on a memory module
6590816, Mar 05 2001 Polaris Innovations Limited Integrated memory and method for testing and repairing the integrated memory
6594713, Sep 10 1999 Texas Instruments Incorporated Hub interface unit and application unit interfaces for expanded direct memory access processor
6594722, Jun 29 2000 Intel Corporation Mechanism for managing multiple out-of-order packet streams in a PCI host bridge
6598154, Dec 29 1998 Intel Corporation Precoding branch instructions to reduce branch-penalty in pipelined processors
6615325, Jan 11 1996 U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT Method for switching between modes of operation
6622227, Dec 27 2000 Intel Corporation Method and apparatus for utilizing write buffers in memory control/interface
6628294, Dec 31 1999 Intel Corporation Prefetching of virtual-to-physical address translation for display data
6629220, Aug 20 1999 Intel Corporation Method and apparatus for dynamic arbitration between a first queue and a second queue based on a high priority transaction type
6631440, Nov 30 2000 Hewlett Packard Enterprise Development LP Method and apparatus for scheduling memory calibrations based on transactions
6636110, May 01 1998 Mitsubishi Denki Kabushiki Kaisha Internal clock generating circuit for clock synchronous semiconductor memory device
6646929, Dec 05 2001 AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE LIMITED Methods and structure for read data synchronization with minimal latency
6647470, Aug 21 2000 U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT Memory device having posted write per command
6658509, Oct 03 2000 Intel Corporation Multi-tier point-to-point ring memory interface
6662304, Dec 11 1998 Round Rock Research, LLC Method and apparatus for bit-to-bit timing correction of a high speed memory bus
6665202, Sep 25 2001 AVAGO TECHNOLOGIES GENERAL IP SINGAPORE PTE LTD Content addressable memory (CAM) devices that can identify highest priority matches in non-sectored CAM arrays and methods of operating same
6667895, Dec 06 2001 Samsung Electronics Co., Ltd. Integrated circuit device and module with integrated circuits
6681292, Aug 27 2001 Intel Corporation Distributed read and write caching implementation for optimized input/output applications
6697926, Jun 06 2001 Round Rock Research, LLC Method and apparatus for determining actual write latency and accurately aligning the start of data capture with the arrival of data at a memory device
6704817,
6715018, Jun 16 1998 U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT Computer including installable and removable cards, optical interconnection between cards, and method of assembling a computer
6718440, Sep 28 2001 BEIJING XIAOMI MOBILE SOFTWARE CO , LTD Memory access latency hiding with hint buffer
6721195, Jul 12 2001 Micron Technology, Inc. Reversed memory module socket and motherboard incorporating same
6724685, Oct 31 2001 Polaris Innovations Limited Configuration for data transmission in a semiconductor memory system, and relevant data transmission method
6728800, Jun 28 2000 Intel Corporation Efficient performance based scheduling mechanism for handling multiple TLB operations
6735679, Jul 08 1998 AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE LIMITED Apparatus and method for optimizing access to memory
6735682, Mar 28 2002 Intel Corporation Apparatus and method for address calculation
6745275, Jan 25 2000 VIA Technologies, Inc. Feedback system for accomodating different memory module loading
6751113, Mar 07 2002 NETLIST, INC Arrangement of integrated circuits in a memory module
6751703, Dec 27 2000 EMC IP HOLDING COMPANY LLC Data storage systems and methods which utilize an on-board cache
6751722, Oct 31 1997 AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE LIMITED Local control of multiple context processing elements with configuration contexts
6754117, Aug 16 2002 Round Rock Research, LLC System and method for self-testing and repair of memory modules
6754812, Jul 06 2000 Intel Corporation Hardware predication for conditional instruction path branching
6756661, Mar 24 2000 PS4 LUXCO S A R L Semiconductor device, a semiconductor module loaded with said semiconductor device and a method of manufacturing said semiconductor device
6760833, Aug 01 1997 Round Rock Research, LLC Split embedded DRAM processor
6771538, Feb 01 1999 TESSERA ADVANCED TECHNOLOGIES, INC Semiconductor integrated circuit and nonvolatile memory element
6775747, Jan 03 2002 Intel Corporation System and method for performing page table walks on speculative software prefetch operations
6785780, Aug 31 2000 Round Rock Research, LLC Distributed processor memory module and method
6789173, Jun 03 1999 Hitachi, LTD Node controller for performing cache coherence control and memory-shared multiprocessor system
6792059, Nov 30 2000 Northrop Grumman Systems Corporation Early/on-time/late gate bit synchronizer
6792496, Aug 02 2001 Intel Corporation Prefetching data for peripheral component interconnect devices
6795899, Mar 22 2002 TAHOE RESEARCH, LTD Memory system with burst length shorter than prefetch length
6799246, Jun 24 1993 TALON RESEARCH, LLC Memory interface for reading/writing data from/to a memory
6799268, Jun 30 2000 INTEL CORPORATION, A CORPORATION OF DELAWARE Branch ordering buffer
6804760, Dec 23 1994 Round Rock Research, LLC Method for determining a type of memory present in a system
6804764, Jan 22 2002 U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT Write clock and data window tuning based on rank select
6807630, Dec 15 2000 International Business Machines Corporation Method for fast reinitialization wherein a saved system image of an operating system is transferred into a primary memory from a secondary memory
6811320, Nov 13 2002 System for connecting a fiber optic cable to an electronic device
6816947, Jul 20 2000 Hewlett Packard Enterprise Development LP System and method for memory arbitration
6820181, Aug 29 2002 Round Rock Research, LLC Method and system for controlling memory accesses to memory modules having a memory hub architecture
6821029, Sep 10 2002 XILINX, Inc. High speed serial I/O technology using an optical link
6823023, Jan 31 2000 Intel Corporation Serial bus communication system
6829705, Feb 28 2001 MPC Computers, LLC System information display method and apparatus
6845409, Jul 25 2000 Oracle America, Inc Data exchange methods for a switch which selectively forms a communication channel between a processing unit and multiple devices
6889304, Feb 28 2001 Rambus Inc. Memory device supporting a dynamically configurable core organization
6904556, Aug 09 2001 EMC Corporation Systems and methods which utilize parity sets
6910109, Sep 30 1998 Intel Corporation Tracking memory page state
6947672, Jul 20 2001 Lumentum Operations LLC High-speed optical data links
20010039612,
20020042863,
20020112119,
20020116588,
20020144064,
20020178319,
20030005223,
20030043158,
20030043426,
20030065836,
20030093630,
20030095559,
20030149809,
20030163649,
20030177320,
20030193927,
20030217223,
20030227798,
20030229762,
20030229770,
20040019728,
20040022094,
20040044833,
20040064602,
20040122988,
20040126115,
20040128449,
20040144994,
20040158677,
20040236885,
20050044327,
20050071542,
20050166006,
20050246558,
20060085616,
EP849685,
JP2001265539,
WO227499,
WO9319422,
WO9857489,
////
Executed onAssignorAssigneeConveyanceFrameReelDoc
Jun 04 2003LEE, TERRY R Micron Technology, IncASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS 0142260640 pdf
Jun 04 2003JEDDELOH, JOSEPH M Micron Technology, IncASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS 0142260640 pdf
Jun 19 2003Micron Technology, Inc.(assignment on the face of the patent)
Dec 23 2009Micron Technology, IncRound Rock Research, LLCASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS 0237860416 pdf
Date Maintenance Fee Events
Aug 17 2006ASPN: Payor Number Assigned.
Apr 08 2010M1551: Payment of Maintenance Fee, 4th Year, Large Entity.
Mar 12 2014M1552: Payment of Maintenance Fee, 8th Year, Large Entity.
May 21 2018REM: Maintenance Fee Reminder Mailed.
Nov 12 2018EXP: Patent Expired for Failure to Pay Maintenance Fees.


Date Maintenance Schedule
Oct 10 20094 years fee payment window open
Apr 10 20106 months grace period start (w surcharge)
Oct 10 2010patent expiry (for year 4)
Oct 10 20122 years to revive unintentionally abandoned end. (for year 4)
Oct 10 20138 years fee payment window open
Apr 10 20146 months grace period start (w surcharge)
Oct 10 2014patent expiry (for year 8)
Oct 10 20162 years to revive unintentionally abandoned end. (for year 8)
Oct 10 201712 years fee payment window open
Apr 10 20186 months grace period start (w surcharge)
Oct 10 2018patent expiry (for year 12)
Oct 10 20202 years to revive unintentionally abandoned end. (for year 12)