An apparatus and method for regulating multiple input voltages for a microelectronics device. The apparatus includes a controller configured to maintain each of the multiple input voltages supplied to one or more microelectronics devices within a range. The controller may be further configured to maintain input voltage according to a lower limit providing a wider regulation window for the power supply to operate without sacrificing performance for the microelectronics device or degrading its reliability. In one embodiment, the controller is configured to statically or dynamically adjust a gain factor for of a feedback loop in order to maintain the device input voltage according to a regulating loadline.
|
16. A regulating method, comprising:
supplying multiple input voltages to one or more microelectronics devices, each of said multiple input voltages including a corresponding input voltage required value;
determining an upper limit of the voltage regulation range for all of said multiple input voltages by multiplying a first corresponding input voltage required value by a sum of one plus a tolerance level;
determining a lower limit of a voltage regulation range for said multiple input voltages by a gain factor in accordance with a corresponding voltage-current loadline; and
maintaining each of said multiple input voltages supplied to said microelectronics devices above said lower limit of said voltage regulation range and under said first reliability voltage.
11. An electronic system, comprising:
a microelectronics device having at least two input voltage required values to receive at least two input supply voltages;
a regulator coupled to said microelectronics device; and
a power source coupled to said regulator,
wherein said regulator is configured to produce said at least two supply voltages within an input voltage range bounded by an upper limit and a lower limit,
said upper limit of each of said at least two input supply voltages is a first reliability voltage value, said first reliability voltage value is determined by multiplying one plus a tolerance level by a first input voltage required value, and
said lower limit of at least one of said at least two input supply voltages is determined by one minus a tolerance level multiplied by each of said at least two input supply voltage required values.
1. A power supply system, comprising:
a controller configured to cause a regulator to produce a principle supply voltage and a secondary supply voltage, said regulator for coupling to a power source and to a microelectronics device to supply said principal supply voltage and said secondary supply voltage to said microelectronics device,
wherein said controller is further configured to maintain said principal supply voltage within a tolerance level bounded at a principal supply upper limit by a first reliability voltage value and bounded at a principal supply lower limit by a second reliability voltage value, and to maintain said secondary supply voltage within a second tolerance level bounded at a secondary supply upper limit by the first reliability voltage value and bounded at a secondary supply lower limit by a third reliability voltage value, said principal supply voltage and said secondary supply voltage determined in accordance with a gain factor by a voltage-current loadline, said first reliability voltage is determined by multiplying one plus a tolerance level by a first input voltage required value and the second tolerance level for the secondary supply voltage has a large first percentage of tolerance for the secondary supply upper limit and a significantly smaller second percentage of tolerance for the secondary supply limit.
6. A regulator, comprising:
a plurality of regulator circuits for coupling to a microelectronics device to provide a plurality of regulated input voltages to said microelectronics device, the plurality of regulated input voltages being maintained within an input voltage range bounded at an upper limit by a first reliability voltage value, the first reliability voltage value determined by multiplying a first one of the plurality of regulated input voltages by the sum of one and a tolerance level, wherein each regulator circuit provides a particular one of said plurality of regulated input voltages to said microelectronics device,
wherein each said regulator circuit further includes:
a controller including a comparator and a threshold detector, an input of said comparator being coupled to the output of said threshold detector,
a switch coupled to said controller and operating in response to a signal provided by said controller, said switch connected to an inductor, a diode, and an output capacitor arranged in a network that produces a load current in response to an input source voltage received via said switch, and
a current sense feedback network connected to said network output and having a gain factor, said feedback network coupled to said threshold detector to cause said threshold detector to produce an output signal as a product of said gain factor,
the controller being configured to produce one of said plurality of regulated input voltages by varying the duty cycle of said switch in accordance with a voltage current loadline,
and to maintain said one of said plurality of regulated input voltages within an input voltage range bounded at a lower limit, and
the lower limit for said one of said plurality of regulated input voltages being computed by said controller in order to maintain said one of said plurality of regulated input voltages in accordance with said voltage-current loadline of said one of said plurality of regulated input voltages for different values of said load current.
2. The regulator of
3. The regulator of
4. The regulator of
5. The regulator of
7. The regulator of
8. The regulator of
9. The regulator of
10. The regulator of
12. The electronic system of
13. The electronic system of
14. The electronic system of
15. The electronic system of
17. The regulating method of
18. The regulating method of
19. The regulating method of
20. The regulating method of
|
This is a continuation of application Ser. No. 10/053,685, filed Jan. 24, 2002, now U.S. Pat. No. 6,747,855.
1. Field of the Invention
The present invention relates generally to the field of power supply regulators, and, more specifically, to power supply regulators for microelectronic equipment.
2. General Background and Related Art
As the speed and performance of microelectronics devices have continued to increase, so too have the input power requirements for these microelectronics devices continued to increase. Such microelectronics devices include, for example, a microprocessor device utilizing a processor die embodied in an integrated circuit. However, it is desirable to reduce input power requirements from an engineering perspective in order to limit power consumption and to permit relatively smaller form factors still capable of providing the required heat dissipation. Therefore, techniques have been developed for reducing input power requirements while maintaining and increasing processing performance and speed.
For microprocessor devices, for example, reduction in the Central Processing Unit (CPU) supply voltage has been a widely employed technique used to achieve a reduction in power consumption. Another technique includes providing microelectronics devices designed to operate using multiple supply voltages in order to reduce the overall total power consumption of the device. One such technique in particular involves providing a microelectronics device (for example, a single processor die) designed for operation with either of two different input voltage ranges.
The amount of permissible deviation in the input supply voltage is a critical parameter in the design of microelectronics devices. The choice of design techniques and circuit configurations to be used in realizing the design of the microelectronics device may be limited due to a particular input supply voltage tolerance specification. Furthermore, if the input power (voltage or current) is not maintained within its required tolerances (also known as “out of regulation”), the behavioral characteristics of the microelectronics device's circuitry may be adversely affected to cause a variety of unwanted behaviors, including device latchup or transitions into indeterminate states. For at least these reasons, it is desirable to maintain input power voltage and current within specified tolerances. Toward this end, power supply regulators are used to maintain input power received from a power source such as, for example, a battery or a loosely regulated source, within the required design tolerances.
The amount of permissible deviation in input voltage in particular may be expressed as a percentage tolerance centered at a particular voltage level. For example, an input voltage specification may require an input voltage VCC to be +2 VDC±10%. In other words, the input voltage must be maintained by a regulator to within 10% of +2 VDC in order to be considered within regulation.
Microelectronics devices designed to utilize two or more input voltage specifications may present particularly challenging design issues. One such challenge is that the actual amount of permissible deviation in the input voltage may become smaller, or tighter, as the required input voltage level is reduced. Thus for the lower of the two (or more) input voltage levels, the permissible deviation of the input voltage can be significantly tighter than for the larger input voltage level(s), even as microcircuit devices demand increasing amounts of input current, ICC, at the lower VCC.
The exemplary voltage values depicted in
Utility of the embodiments of the present invention will be readily appreciated and understood from consideration of the following detailed description of the embodiments:
In some embodiments the present invention may include a system and method for a power regulator that supplies regulated power to one or more microelectronics devices, such as a microprocessor, at lower cost in terms of power consumption without sacrificing performance, speed, or reliability in the microelectronics device. In particular, in at least one embodiment there is provided a system and method for a voltage regulation scheme addressing the static and transient droop characteristics on lower Vcc input voltages supplied under the environment of multiple device or CPU voltage levels.
Microelectronics device 30 may be any electronic device having an integrated circuit component. In an embodiment, microelectronics device 30 may consist of electronic circuitry in the form of a processor die embodied in an integrated circuit package. Microelectronics device 30 may be designed to require more than one input voltage for operation in accordance with multiple modes. For example, microelectronics device 30 may require a higher input voltage of, for example, VCC1=2.0 VDC, as a principal supply voltage for normal operation and may also require a lower input voltage of, for example, VCC2=1.4 VDC as a secondary supply voltage for normal operation or an idle mode or reduced functionality operating mode.
Electronic system 10 may be, for example, a desktop computer, a laptop computer, a notebook computer, a wireless telecommunications terminal, a personal communications services terminal, a card reader, a transmitter and/or receiver, or any other such electronic system. Power source 20, microelectronics device 30, and regulator 100 may be positioned interior to a housing of electronic system 10. Alternatively, power source 20 may be located exterior to the housing of electronic system 10. Power source interface 25 coupling power source 20 to regulator 100 may consist of two or more conductive elements such as metal filament wires. In an embodiment, regulator 100 and microelectronics device 30 may be mounted on a circuit card substrate 40 which may also be located interior to the housing of electronic system 10. In this embodiment, input power interface 35 may be provided in the form of one or more circuit traces of circuit card substrate 40 providing electrical connectivity between regulator 100 and microelectronics device 30.
The lower limit may also be determined based upon the change in dynamic impedance, ZDYN
ZDYN
where
(0.1≦x≦1)
VCC2≦VCC1
A regulating scheme in accordance with an embodiment of the present invention is further described using an exemplary numerical example in reference to
A regulation scheme of an embodiment, as shown in
A regulating scheme in accordance with an embodiment may also be further described in terms of supply voltage loadlines illustrated in the voltage-current curves of
As described in further detail below, an exemplary embodiment of the present invention for regulation of multiple supply voltages for microelectronics devices may use the buck converter power supply regulation topology. In a microelectronics device 30 such as, for example, a microprocessor, the power delivery scheme can be represented as shown in
In the buck converter 200, the regulator output voltage VO may be adjusted by a controller 230 configured to vary the duty cycle of the switch 205. Controller 230 may also sense the output current, multiply the sensed current by a current feedback gain factor (G), and provide the current feedback value to controller 230. By varying the duty cycle of switch 205, controller 230 may cause the regulator output voltage VO to conform to a voltage-current loadline as shown in
Referring now to
Referring now to
Present at the second terminal of the inductor 330, after the connection to capacitor 335, may be the load current ILD. Load current ILD may be sensed to provide a current feedback signal that may be multiplied by a gain factor (G1 or G2) and then provided to threshold detector 365. Load current ILD may be coupled to one or more microelectronics devices 30 by interfaces 370 and 380. Interfaces 370 and 380 coupling the load current ILD to the microelectronics device 30 may be characterized by an interconnect impedance, ZT1 and ZT2 respectively. Regulator output voltage VO may be also tapped and coupled to compensation network 345. The output of ZN may be connected to one input terminal of threshold detector 365 and also to ZF to complete compensation network 345. A second input terminal of threshold detector 365 may be coupled to a reference voltage, VCC1 or VCC2. The output of compensation network 345 may be coupled to the output of threshold detector 365, which may be in turn connected to the input of comparator 360. In one embodiment, comparator 360 may include an internal reference. In another embodiment, comparator 360 may include an external reference. The output of comparator 360 may be coupled to switch 320. Switch 320 operates (i.e., switches between “on” and “off” states) in accordance with a signal provided by controller 355 via comparator 360.
The operation of regulator circuits 310 and 315 will now be described with respect to
The lower value reached by regulator output voltage, VO, (which is also the device input voltage) may be controlled by selecting the gain factor, G, to achieve a desired VO within a particular lower limit of the permissible input voltage range for different values of the load current, ILD. The gain factor may be determined by the impedance values selected for ZT1 and ZT2, for example. In particular, regulator circuits 310 and 315 may produce VO in accordance with the following equation:
VO=VCC−G*ILD (Equation 2)
where:
Therefore, the current sense gain, G1 or G2, may determine the percentage of input voltage “droop” experienced for a given load current ILD1 or ILD2, respectively. The values of G1 and G2 can be selected and computed for different embodiments as required. In particular, controller 355 may be configured to regulate supply voltage according to a variety of control criteria including, but not limited to, linear loadline, non-linear loadline, stepped, or constant power.
A method 400 regulating device input power in accordance with an embodiment of the present invention is shown in
The measured values from 410 and 415 may next be compared, at 425, to the associated loadline values from 420. Based on the difference between the measured values and the associated reference loadline values, controller 355 may adjust a gain factor in order to cause input voltage VO to approach the associated loadline values, at 430. In one embodiment, controller 355 may statically adjust the gain factor in response to the occurrence of a particular event such as, but not limited to, load current reaching one or more predetermined values, or at discrete intervals of elapsed time, which may or may not be periodic. In another embodiment, controller 355 may dynamically adjust the gain factor by repeatedly computing the gain factor to cause input voltage VO to closely track the loadline. Further, controller 355 may transmit a signal to a switch (reference
In one embodiment, controller 355 may be configured to maintain device input voltage, VO, according to a linear loadline 160 as shown in
For a regulator 100 according to an embodiment, however, a larger percentage voltage droop may be provided (e.g., >10% decrease in VCC1) for the lower limit of the supply voltages. In one embodiment, for input voltage required values less than the largest of the multiple input values, the gain factor (i.e., G2) may be computed and set such that the product (G2*ILD2) is equal to the product (x*VCC2) where 0.1≧x≧1 and may be based upon the design characteristics of a particular microelectronics device. This embodiment is shown as linear loadline 160 in
In other embodiments of regulator 100 according to the present invention, controller 355 may be configured to maintain device input voltage, VO, according to a variable or non-linear loadline 150 or 170 as shown in
For example, for an embodiment of regulator 100 in which device input voltage, VO, is regulated according to a constant power loadline, the output voltage, VO, of the regulator can be computed based on the principle of constant power. In accordance with this embodiment, the total power output by regulator 100 is maintained as a constant according to a voltage-current curve such as the constant power loadline 150 shown in
Furthermore, for an embodiment of regulator 100 in which device input voltage VO is regulated according to a discontinuous or stepped loadline, the output voltage VO of the regulator can be computed based on a particular instantaneous value of ILD2. In accordance with this embodiment, regulator 100 maintains output voltage VO according to a non-linear loadline 170 such as that shown in
In a further embodiment, regulator 100 may make a step change in the output voltage VO at any given point, or at various points for different values of ILD, along a particular loadline between the minimum and maximum values of the load current. Such regulation schemes may require more complex embodiments for computing the value of G. Therefore, controller 355 may be implemented using a Digital Signal Processor (DSP) to provide rapid calculation of the gain factor, in order to provide dynamic adjustment of the gain factor G in response to near instantaneous changes in load current ILD.
Alternatively, controller 355 according to an embodiment may be implemented using a microprocessor, microcontroller, a programmable logic array, a portion of an application specific integrated circuit (ASIC), or other integrated circuit device, or using discrete components, or any combination thereof. For DSP, microprocessor and microcontroller embodiments, controller 355 may operate in accordance with a sequence of programmed instructions that are executed by the DSP, microprocessor, or microcontroller to provide power regulation as described herein. For programmable logic and ASIC embodiments, controller 355 may be configured to operate in accordance with a sequence of Hardware Descriptive Language (HDL) statements. Referring back to
Thus, a system and method for providing efficient power supply regulation for one or more microelectronics devices that require multiple input voltages has been shown. As is apparent from the description shown herein, embodiments of the present invention may be configured to support many different and variable regulation schemes for the different supply voltages as determined by a system designer.
In particular, an embodiment serves to provide a larger dynamic window for the second (or multiple lower) processor power supply voltages, thereby allowing less stringent regulation schemes that permit power delivery and decoupling to be implemented at relatively lower cost while achieving the same performance of the microelectronics device. Furthermore, the thermal characteristics of the microelectronics device are not compromised as the total power dissipation is not adversely impacted for the system according to an embodiment. The small extra thermal dissipation during light load conditions (e.g. leakage current draw) adds no considerable thermal burden on the microelectronics device because its system thermal cooling is designed for the worst case scenario.
While embodiments of the present invention have been described hereinabove, these embodiments are intended to be illustrative, and should not be construed as limitations on the scope of the invention. Many variations are possible without departing from the spirit and scope of the present invention. Accordingly, the scope of the present invention should be determined not by the embodiments illustrated above, but by the claims appended hereto and their legal equivalents.
Patent | Priority | Assignee | Title |
8779846, | Aug 01 2011 | International Business Machines Corporation | Performance of digital circuits using current management |
8937403, | Jun 20 2011 | Dialog Semiconductor GmbH | Current limited linear and switching regulators |
9606598, | Jun 03 2015 | Dell Products, LP | Automatic tuning for a memory voltage regulator |
Patent | Priority | Assignee | Title |
5734259, | Sep 24 1996 | DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT | Balanced delta current method for current control in a hysteretic power supply |
6009000, | Feb 05 1999 | The Aerospace Corporation | Shared-bus current sharing parallel connected current-mode DC to DC converters |
6130526, | Apr 02 1999 | JPMORGAN CHASE BANK, N A , AS SUCCESSOR AGENT | Voltage regulator with wide control bandwidth |
6160386, | Oct 25 1999 | International Business Machines Corporation | Parallel power system which includes over voltage protection |
6177783, | Sep 13 1999 | CommScope EMEA Limited; CommScope Technologies LLC | Current balancing for voltage regulator having inputs from multiple power supplies |
6181120, | Sep 01 1999 | Intersil Americas, Inc | Current mode dc/dc converter with controlled output impedance |
6437548, | Nov 10 1999 | HEWLETT-PACKARD DEVELOPMENT COMPANY, L P | Coordinated switching in a multiple switching regulator system to lower peak current load |
20010045815, | |||
WO73970, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Feb 26 2004 | Intel Corporation | (assignment on the face of the patent) | / |
Date | Maintenance Fee Events |
Jun 14 2010 | REM: Maintenance Fee Reminder Mailed. |
Oct 13 2010 | M1551: Payment of Maintenance Fee, 4th Year, Large Entity. |
Oct 13 2010 | M1554: Surcharge for Late Payment, Large Entity. |
Mar 20 2014 | M1552: Payment of Maintenance Fee, 8th Year, Large Entity. |
Jun 18 2018 | REM: Maintenance Fee Reminder Mailed. |
Dec 10 2018 | EXP: Patent Expired for Failure to Pay Maintenance Fees. |
Date | Maintenance Schedule |
Nov 07 2009 | 4 years fee payment window open |
May 07 2010 | 6 months grace period start (w surcharge) |
Nov 07 2010 | patent expiry (for year 4) |
Nov 07 2012 | 2 years to revive unintentionally abandoned end. (for year 4) |
Nov 07 2013 | 8 years fee payment window open |
May 07 2014 | 6 months grace period start (w surcharge) |
Nov 07 2014 | patent expiry (for year 8) |
Nov 07 2016 | 2 years to revive unintentionally abandoned end. (for year 8) |
Nov 07 2017 | 12 years fee payment window open |
May 07 2018 | 6 months grace period start (w surcharge) |
Nov 07 2018 | patent expiry (for year 12) |
Nov 07 2020 | 2 years to revive unintentionally abandoned end. (for year 12) |