A tip, connected to a metal chip component, for forming readable changes in a memory storage system is disclosed. The tip includes a conductive layer, an amorphous silicon layer, and a silicide outer layer. The silicide outer layer contains a metal that has an anneal temperature to form the silicide outer layer at a temperature below that which damages the chip component.
|
6. A memory storage device comprising
a chip component including a metal material;
a tip connected to the chip;
a storage medium in contact with the tip; wherein the tip comprises: a conductive layer;
a tip sub-layer made of amorphous silicon disposed on the conductive layer; and
an outer layer disposed on the tip sub-layer formed of a silicide;
wherein the silicide includes a metal having a silicide formation temperature below a melting temperature of the metal material of the chip component wherein the formation temperature is at or below 500 Degrees C.
1. A tip attached to a chip component for making a readable change into a storage medium, the tip comprising: a conductive layer;
a tip sub-layer made of amorphous silicon disposed on the conductive layer; and
an outer layer disposed on the tip sub-layer formed of a silicide material;
wherein the chip component is constructed with at least one type of metal material;
wherein the silicide includes a metal having a silicide formation temperature below a melting temperature of the metal material of the chip component wherein the melting temperature is at or below 500 Degrees C.
3. The memory storage device according to
5. The tip according to
7. The memory storage device according to
8. The memory storage device according to
9. The memory storage device according to
10. The memory storage device according to
|
Silicon tips have been proposed for use in memory storage systems. These systems are composed of CMOS or other electrical components, a tip or tip array, a scanning system, and a recording media such as a phase change, plastic, electric charge storage or ferroelectric media. In order to create a bit of stored information, the tip produces an electron flux, heat, contact pressure, and/or applied electric or magnetic field to the particular media to create a physical change. Given the importance of the tip to the storage system, it is desired that the tip have the flexibility to be integrated into standard Integrated Circuit (IC) manufacturing.
Silicon is advantageous for being used as a tip material as there is a large knowledge base on the material's characteristics and it is widely used in the IC industry. Micro and Nano scale devices using silicon can be created using existing processes and equipment. Electronic components of various types, including CMOS, can be integrated by using silicon as a substrate, thereby limiting interconnect length and component size.
There are limitations that make silicon less than ideal for tips in memory devices. Intrinsic silicon has a relatively high resistivity (1K ohm-cm) while standard doped (p or n) silicon has a resistivity of about 0.5–30 ohm-cm. Resistivity limits the amount of current that can be drawn through the tip used as an electron source. For applications involving electromagnetic fields and contact probes, high material resistance means higher applied voltages in order to obtain the proper field or tip temperature. Contact applications involving silicon tips are affected by tip wear, friction, and the tendency of silicon to adsorb contaminates such as water. Finally, the standard method to produce crystalline silicon tips requires process temperatures above the stability zone of electrical components. This higher temperature processing requires that any associated CMOS structures/devices be integrated into the process after the tip formation, thus adding additional complex processing steps and reducing efficient use of die area.
The present invention will now be described, by way of example, with reference to the accompanying drawings, in which:
The present embodiments provide a tip used for electrical, contact, and magnetic memory applications having a tip sublayer constructed of amorphous silicon which has an outer layer formed of a silicide material. The silicide material, which contains metal, provides the desired low electrical resistance to extract the desired current and, due to the water non-adhesion characteristics of silicide, limits the ability of water to adhere to the surface of the material. The silicide material of the described embodiments contains a metal having a formation temperature that is below a temperature that will cause damage to any CMOS circuitry attached to the tip. As a result, the advantages of low resistance material are obtained without causing harm to any attached memory device.
Referring to
A tip sub-layer 16 is constructed of amorphous silicon which is disposed on inner layer 14. An outer layer 18, formed of a silicide material, is disposed on the tip sub-layer 16 and inner layer 14. The silicide is formed by reacting metal in the outer layer 18 with the amorphous silicon in tip sub-layer 16. In an embodiment of the invention, the outer layer 18 has a depth of approximately 200 Å and is disposed over tip sub-layer 16 and inner layer 14. However, one skilled in the art will readily realize that other depths of outer layer 18 may be used. Additionally, the outer layer 18 does not need to be disposed over the entire inner layer 14 and may be disposed over only tip sub-layer 16. In another embodiment, the outer layer 18 contains platinum or palladium. These and other features will be described in greater detail below.
As discussed above, the outer layer 18 is disposed over the tip sub-layer 16. The outer layer 18 is a silicide layer formed by a reaction between the metal of outer layer 18 and the amorphous silicon of tip sub-layer 16 (as will be discussed in greater detail). The tip sub-layer 16 and the outer layer 18 comprise the tip 20. The remainder of outer layer 18 that covers inner layer 14 can be, but is not necessarily, a silicide layer. Alternatively, the remainder of outer layer 18 may be a layer of the base metal, such as platinum or palladium. Additionally, a nitride layer 30 can be disposed over the outer layer 18 as shown.
In an embodiment of the invention, as shown in
Referring now to
In
In
Next, as shown in
In
Additionally, as shown in
While the present invention has been particularly shown and described with reference to the foregoing preferred and alternative embodiments, it should be understood by those skilled in the art that various alternatives to the embodiments of the invention described herein may be employed in practicing the invention without departing from the spirit and scope of the invention as defined in the following claims. It is intended that the following claims define the scope of the invention and that the method and apparatus within the scope of these claims and their equivalents be covered thereby. This description of the invention should be understood to include all novel and non-obvious combinations of elements described herein, and claims may be presented in this or a later application to any novel and non-obvious combination of these elements. The foregoing embodiments are illustrative, and no single feature or element is essential to all possible combinations that may be claimed in this or a later application. Where the claims recite “a” or “a first” element of the equivalent thereof, such claims should be understood to include incorporation of one or more such elements, neither requiring nor excluding two or more such elements.
Govyadinov, Alexander, Smith, James D., Novet, Thomas E.
Patent | Priority | Assignee | Title |
7626846, | Jul 16 2007 | NANOCHIP, INC | Method and media for improving ferroelectric domain stability in an information storage device |
7869334, | Mar 19 2007 | Intel Corporation | Seek-scan probe (SSP) memory with sharp probe tips formed at CMOS-compatible temperatures |
8332961, | Sep 22 2008 | International Business Machines Corporation | Platinum silicide tip apices for probe-based technologies |
8681596, | Mar 19 2007 | Intel Corporation | Seek-scan probe (SSP) memory with sharp probe tips formed at CMOS-compatible temperatures |
Patent | Priority | Assignee | Title |
5446684, | Mar 28 1989 | Canon Kabushiki Kaisha | Storage medium, storage method and stored information reading method |
5483741, | Mar 04 1994 | Micron Technology, Inc. | Method for fabricating a self limiting silicon based interconnect for testing bare semiconductor dice |
5504376, | Sep 10 1991 | Acacia Research Group LLC | Stacked-type semiconductor device |
5546375, | Jul 15 1992 | Hynix Semiconductor Inc | Method of manufacturing a tip for scanning tunneling microscope using peeling layer |
5592736, | Sep 03 1993 | Micron Technology, Inc. | Fabricating an interconnect for testing unpackaged semiconductor dice having raised bond pads |
6414506, | Sep 03 1993 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Interconnect for testing semiconductor dice having raised bond pads |
6818921, | Nov 30 2000 | Seiko Epson Corporation | SOI substrate, element substrate, semiconductor device, electro-optical apparatus and electronic equipment |
EP792518, | |||
WO9614660, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Jan 14 2004 | SMITH, JAMES D | HEWLETT-PACKARD DEVELOPMENT COMPANY, L P | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 014722 | /0979 | |
Jan 14 2004 | NOVET, THOMAS E | HEWLETT-PACKARD DEVELOPMENT COMPANY, L P | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 014722 | /0979 | |
Jan 14 2004 | GOVYADINOV, ALEXANDER | HEWLETT-PACKARD DEVELOPMENT COMPANY, L P | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 014722 | /0979 | |
Jan 16 2004 | Hewlett-Packard Development Company, L.P. | (assignment on the face of the patent) | / |
Date | Maintenance Fee Events |
May 28 2010 | M1551: Payment of Maintenance Fee, 4th Year, Large Entity. |
Jul 11 2014 | REM: Maintenance Fee Reminder Mailed. |
Nov 28 2014 | EXP: Patent Expired for Failure to Pay Maintenance Fees. |
Date | Maintenance Schedule |
Nov 28 2009 | 4 years fee payment window open |
May 28 2010 | 6 months grace period start (w surcharge) |
Nov 28 2010 | patent expiry (for year 4) |
Nov 28 2012 | 2 years to revive unintentionally abandoned end. (for year 4) |
Nov 28 2013 | 8 years fee payment window open |
May 28 2014 | 6 months grace period start (w surcharge) |
Nov 28 2014 | patent expiry (for year 8) |
Nov 28 2016 | 2 years to revive unintentionally abandoned end. (for year 8) |
Nov 28 2017 | 12 years fee payment window open |
May 28 2018 | 6 months grace period start (w surcharge) |
Nov 28 2018 | patent expiry (for year 12) |
Nov 28 2020 | 2 years to revive unintentionally abandoned end. (for year 12) |