A step-up converter based on an integrated transformer, comprising a self-resonating oscillator circuit that has inductive elements constituted by primary and secondary windings of at least one first transformer, the self-resonating oscillator circuit being powered by an external supply voltage.
|
1. A step-up converter, comprising:
an input for receiving a fixed supply voltage;
a self-resonating oscillator circuit coupled to the input that has an lc circuit consisting of inductive elements and parasitic capacitances constituted by primary and secondary windings of a first integrated circuit transformer and a second integrated circuit transformer wherein the first and second transformers are not magnetically coupled to each other; and
an output coupled to the secondary winding of the second integrated circuit transformer for supplying an output voltage which is stepped-up from the received fixed supply voltage.
19. A circuit, comprising:
an input for receiving a fixed supply voltage;
a self-resonating oscillator circuit with an integrated circuit transformer having a primary winding and a secondary winding, a pair of cross-coupled transistors wherein a first conduction and gate terminal in the pair is coupled to one terminal of the primary winding and a second conduction and gate terminal in the pair is coupled to one terminal of the secondary winding the other terminals of the primary and secondary windings being connected to each other and the input receiving the fixed supply voltage; and
an output circuit coupled to the first and second conduction terminals and operable to output a voltage which is stepped-up from the fixed supply voltage through a diode.
14. A step-up converter comprising:
an input for receiving a fixed supply voltage;
a self resonating oscillator circuit comprising:
a first and second mos transistors whose gates and first conduction terminals are cross-coupled;
a third mos transistor whose drain terminal is coupled to second conduction terminals of said first and second mos transistors; and
an integrated circuit transformer having a primary and a secondary winding, one end of the primary winding coupled to one of the first conduction terminals of the first and second mos transistors and one end of the secondary winding coupled to the other of the first conduction terminals of the first and second mos transistors, the other ends of the primary and secondary windings being coupled to each other and to the input receiving the fixed supply voltage; and
an output coupled to the self resonating oscillator circuit for supplying an output voltage which is stepped-up from the received fixed supply voltage.
23. A circuit, comprising:
an input for receiving a fixed supply voltage;
a self-resonating oscillator circuit including:
a first integrated circuit transformer having a first terminal of a primary winding connected to the input;
a second integrated circuit transformer having a first terminal of a primary winding connected to the input and a terminal of a secondary winding outputting a stepped-up voltage output;
a first transistor having a first conduction terminal coupled to a second terminal of the primary winding of the first integrated circuit transformer, a control terminal coupled to a second terminal of the primary winding of the second integrated circuit transformer and a second conduction terminal;
a second transistor having a first conduction terminal coupled to the second terminal of the primary winding of the second integrated circuit transformer, a control terminal coupled to the second terminal of the primary winding of the first integrated circuit transformer and a second conduction terminal; and
a third transistor coupled between the second conduction terminals of the first and second transistors and a reference voltage level, a control terminal of the third transistor being coupled to a control signal.
2. The step-up converter according to
3. The step-up converter according to
4. The step-up converter according to
5. The step-up converter according to
6. The step-up converter according to
7. The step-up converter according to
8. The step-up converter of
a first terminal of a primary winding of said first integrated circuit transformer and a first terminal of a primary winding of said second integrated circuit transformer are coupled to the input receiving the fixed supply voltage; and
the step-up converter further comprises:
a first transistor having a first conduction terminal coupled to a second terminal of said primary winding of said first integrated circuit transformer and a control terminal coupled to a second terminal of said primary winding of said second integrated circuit transformer;
a second transistor having a first conduction terminal coupled to said second terminal of said primary winding of said second integrated circuit transformer and a control terminal coupled to said second terminal of said primary winding of said first integrated circuit transformer.
9. The step-up converter of
10. The step-up converter of
11. The step-up converter of
12. The step-up converter of
13. The step-up converter according to
15. The step-up converter according to
16. The step-up converter according to
17. The step-up converter according to
18. The step-up converter according to
20. The circuit of
22. The circuit of
24. The circuit of
25. The circuit of
26. The circuit of
27. The circuit of
28. The circuit of
29. The step-up converter according to
30. The circuit of
31. The step-up converter according to
|
The present invention relates to a step-up converter based on an integrated transformer. More particularly, the invention relates to a step-up converter based on an integrated transformer that can be used as an alternative or a complement to conventional capacitive charge pump circuits.
In many fields of integrated electronics, as in the case of memory integration, some fundamental operations cannot be performed by applying only the low voltages of the power supply: one example is given by the write and delete operations of Flash and EEPROM memories. This aspect becomes more important in the field of microcontrollers with integrated Flash memories, where increasingly extreme scaling of the supply voltages contrasts with a substantial stability of the voltage levels required for programming. The task of capacitive charge pumps is therefore to generate voltage values higher than the power supply by using capacitors as storage systems in which the charge that will accumulate toward the output is made to pass. One of the most significant parameters for describing the performance of a charge pump is its efficiency, whose maximization has been the focus of the efforts made in recent years to improve known voltage booster architectures.
One characteristic that is common to all charge pumps is that it is impossible to achieve a complete charge transfer from one stage to the next, due to the loss of a threshold voltage of each one of the MOS used as diodes or due to the excessive channel resistance of the pass transistors. In particular, when the transistors are connected as diodes, the asymptotic charging level reached between one stage and the next is equal to the supply voltage minus a threshold VT, which becomes increasingly important as one approaches the last stages of the pump, where the body effect becomes predominant.
In the current background art, the charge pumps most frequently used to generate the high voltage levels required for the operation of non-volatile memories are based on control systems with four phases without voltage boosting. One rather valid architecture is also the one that uses a simple system with two phases, assisted by an operating frequency that is higher than the ones normally used.
The typical diagram of a four-phase NMOS charge pump is shown in
Each stage is composed of a boost capacitor C(k) and by a pass transistor M(k); the figure also shows a switch M′(k), whose purpose is to precharge the node PRE(k) and the four phases A, B, C and D, whose timing is shown in
The packet of charge is transferred from the capacitor C(k) to the capacitor of the next stage C(k+1). When C and D switch again, the pass transistor opens and the node PRE(k) returns to the potential of the node k by virtue of M′(k) as soon as B has returned to the low value. In order to minimize the problems introduced by the body effect on the increase in the threshold voltages, suitable circuits for biasing the NMOS that provide the pass transistors are used, utilizing a partitioned version of the output voltage of the pump.
The architecture with two phases with voltage boost of the controls and low-voltage transistors is based on the use of low-voltage transistors for the execution of the individual stages and furthermore utilizes higher operating frequencies than used in conventional solutions (100 MHz instead of 10–20 MHz). The output resistance of a capacitive charge pump can in fact be reduced by increasing the operating frequency and by using MOS transistors with a low threshold to speed up the charge transfer operations. However, this type of approach forces the use of low-voltage transistors, which due to problems linked to possible oxide punch-through cannot withstand at their terminals voltages higher than the power supply. The single stage and a general diagram of a three-stage charge pump are shown in
After an initial transient, a stationary situation is established. During the first half-cycle, ck=Vdd, ck_neg=0, M0 and M6 are on, M1 and M5 are off; C1 is charged to Vlow and Vhigh is charged to the value stored in C0 (i.e., Vlow) plus Vdd. During the second half of the cycle, ck=0, ck_neg=Vdd, M0 and M6 are off, M1 and M5 are on; C0 is charged to Vlow and Vhigh is charged to Vlow+Vdd. In this manner, a gain in voltage between Vlow and Vhigh is achieved whose ideal value is Vdd and can be approximated, ignoring losses due to an insufficiently high overdrive, as:
where C=C0=C1; Cpar indicates the parasitic capacitances of the internal nodes of the individual stage, Rout is the output resistance of the charge pump, and Rswitch is the channel resistance of each MOS.
If n stages are cascade-connected, one obtains:
Vout=Vdd+n·Δv
The main cause of power dissipation is constituted by the driving stages that lie downstream of the clocks. The formula used to calculate the efficiency is given hereafter:
where I(Vdd) and Vout are the average values of I(Vdd) and Vout.
A series of measurements was taken on 3- and 5-stage pumps implemented in 0.18-μm technology (6 levels of metal) with NMOS in triple well and supply voltages between 1.6 and 2V as the current drawn at the output and the frequency of the two phases varied. The results have shown a bell-curve behavior of the efficiency as the output current varies, with a peak around 350 μA. Other advantages of the high frequencies used are a rather short rise time and a reduction in the ripple on the output voltage.
The drawbacks of conventional capacitive charge pump circuits are high chip area occupation, long output rise time, and the lack of the possibility to adjust the output voltage of said circuit.
The aim of the present invention is to provide a step-up converter based on an integrated transformer that can be used as an alternative or complement to conventional capacitive charge pump circuits.
Within this aim, an object of the present invention is to provide a step-up converter based on an integrated transformer that allows to achieve an area reduction with respect to known types of circuit.
Another object of the present invention is to provide a step-up converter based on an integrated transformer that has a shorter output rise time than known types of circuit.
Another object of the present invention is to provide a step-up converter based on integrated transformer that allows to have output voltage adjustment.
Another object of the present invention is to provide a step-up converter based on an integrated transformer that is highly reliable, relatively simple to provide and at competitive costs.
This aim and these and other objects that will become better apparent hereinafter are achieved by a step-up converter based on an integrated transformer, comprising a self-resonating oscillator circuit that has inductive elements constituted by primary and secondary windings of at least one first transformer, said self-resonating oscillator circuit being powered by an external supply voltage.
Further characteristics and advantages of the invention will become better apparent from the description of preferred but not exclusive embodiments of the converter according to the present invention, illustrated only by way of non-limitative example in the accompanying drawings, wherein:
With reference to the cited figures, and particularly with reference to
The step-up converter according to the first embodiment adopts an LC sinusoidal oscillator with negative differential resistance, as shown in
The availability of a sinusoidal source allows to utilize to the fullest extent the frequency response characteristics of the integrated transformer, which has a voltage gain peak proximate to the resonance frequency.
In the circuit shown in
The primary windings of the transformers 10 and 11, designated by P1 and P2, are respectively connected to the supply voltage Vdd as regards the primary windings P1 and to MOS transistors M1 and M2 respectively for the primary winding P2 of the transformer 10 and the primary winding P2 of the transformer 11.
The gate terminals of the MOS transistors M1 and M2 are conveniently connected to the primary winding P2 of the transformer that is opposite to the one to which the MOS transistors M1 and M2 are respectively connected.
A third MOS transistor M3 is connected by means of its drain terminal to the source terminals of the MOS transistors M1 and M2. Said MOS transistors M1 and M2, together with the MOS transistor M3, have their body terminals connected to the ground. In the case of triple-well MOS transistors M1 and M2, the bulk terminals can be connected to the source in order to limit the body effect.
The gate terminal of the transistor M3 instead receives a control voltage Vc.
The reference numeral 12 in
Diodes D1 and D2, connected in series to the secondary winding S2 of the transformer 10 and connected to the secondary winding S1 of the transformer 11, together with the capacitor C connected between the gate terminal and the drain terminal of the MOS transistors M1 and M2 and the line that connects the secondary winding respectively S1 of the transformer 11 and the cathode of D1 are meant to increase the voltage on the cathode of the diode D1 in order to improve the performance of the converter.
An additional diode D3 is interposed between the secondary winding S2 of the transformer 11 and the load 12 driven by the step-up converter according to the invention.
The converter is self-resonating, since the oscillation that is established is due entirely to the inductive and capacitive (parasitic) effects of the transformers, without the need for additional reactive components. The advantage of self-resonance is that frequency tuning is not necessary and compensations of any process variations are not necessary.
The step-up converter has an efficiency, including all losses including the oscillator, of 16.2% with an output at 10 V, without any need for a clock signal.
The efficiency was determined as a ratio between the power supplied to the load 12 and the power delivered by the supply (product of the supply voltage and the average current absorbed by the converter).
The main advantage of the proposed solution is the occupation of area, with an extremely great reduction with respect to the voltage boosters currently in use.
The second embodiment of the step-up converter according to the present invention is instead shown in
Both embodiments require from outside only the supply voltage Vdd and can provide an oscillator control pin Vc, in order to switch on and off the converter in order to adjust the output voltage by analog means (for example in order to maintain a stable output voltage as the load conditions vary).
The model of the transformer is constituted by three mutually identical stages.
Essentially, the step-up converter according to the present invention, both in the first embodiment and in the second embodiment, allows a reduction in the area occupied on the chip with respect to voltage boosters of the known type and also allows to have a shorter output voltage rise time than known types of circuit, for an equal driven equivalent load.
Moreover, both of the illustrated embodiments provide an oscillator control pin for switching on and off the converter and for adjusting the output voltage by analog means.
In practice it has been found that the step-up converter according to the present invention fully achieves the intended aim and objects.
The converter according to the invention is susceptible of numerous modifications and variations, all of which are within the scope of the appended claims; all the details may further be replaced with other technically equivalent elements.
Richelli, Anna, Savio, Alessandro, Kovacs Vajna, Zsolt Miklos
Patent | Priority | Assignee | Title |
7633358, | Jul 12 2006 | Fujitsu Limited | Phase shifter circuit with proper broadband performance |
Patent | Priority | Assignee | Title |
5053727, | May 03 1989 | Siemens Aktiengesellschaft | Circuit coupling an oscillator to an electrical load |
5216585, | May 01 1991 | Sony Corporation | Switching power source device |
5367224, | Aug 27 1991 | Everbrite, Inc. | High frequency luminous tube power supply having neon-bubble and mercury-migration suppression |
5920235, | Jun 25 1997 | Nortel Networks Limited | Voltage controlled oscillator integrated circuit |
5969590, | Aug 05 1997 | MACOM CONNECTIVITY SOLUTIONS, LLC | Integrated circuit transformer with inductor-substrate isolation |
6055162, | Mar 12 1998 | Northrop Grumman Corporation | Self-oscillating DC-DC converter apparatus and method especially adaptable for VHF operation |
6091210, | Oct 01 1999 | MULTI-TREND TECHNOLOGIES, LTD | Electronic ballast with boost converter |
6108219, | Jan 06 1999 | Indigo Manufacturing Inc. | DC power converter circuit |
6266254, | Sep 07 1999 | Toko, Inc | Switching power circuit |
6456167, | Jul 13 2000 | Industrial Technology Research Institute | Quadrature oscillator |
6639481, | Aug 20 2002 | Intel Corporation | Transformer coupled quadrature tuned oscillator |
6680655, | Aug 01 2001 | INTELLECTUAL VENTURES FUND 81 LLC; Intellectual Ventures Holding 81 LLC | Automatic gain control for a voltage controlled oscillator |
6720705, | Aug 21 2000 | MATSUSHITA ELECTRIC INDUSTRIAL CO , LTD | Method of driving a piezoelectric transformer and power source apparatus using the same |
6850122, | Mar 28 2003 | Intel Corporation | Quadrature oscillator and methods thereof |
6859112, | May 30 2002 | International Business Machines Corporation | CMOS voltage controlled oscillator circuit for operation with low supply voltage and method for same |
6876528, | Mar 04 2000 | Passi Seymour, Inc. | Two winding resonating arc fault sensor which boosts arc fault signals while rejecting arc mimicking noise |
7023315, | Apr 24 2000 | Chartered Semiconductor Manufacturing Ltd. | High performance RF inductors and transformers using bonding technique |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Dec 23 2002 | SAVIO, ALESSANDRO | STMICROELECTRONICS S R L | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 013660 | /0665 | |
Dec 23 2002 | RICHELLI, ANNA | STMICROELECTRONICS S R L | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 013660 | /0665 | |
Dec 23 2002 | VAJNA, ZSOLT MIKLOS KOVACS | STMICROELECTRONICS S R L | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 013660 | /0665 | |
Jan 13 2003 | STMicroelectronics S.r.l. | (assignment on the face of the patent) | / |
Date | Maintenance Fee Events |
Aug 26 2010 | M1551: Payment of Maintenance Fee, 4th Year, Large Entity. |
Aug 27 2010 | ASPN: Payor Number Assigned. |
Aug 27 2014 | M1552: Payment of Maintenance Fee, 8th Year, Large Entity. |
Aug 21 2018 | M1553: Payment of Maintenance Fee, 12th Year, Large Entity. |
Date | Maintenance Schedule |
Mar 27 2010 | 4 years fee payment window open |
Sep 27 2010 | 6 months grace period start (w surcharge) |
Mar 27 2011 | patent expiry (for year 4) |
Mar 27 2013 | 2 years to revive unintentionally abandoned end. (for year 4) |
Mar 27 2014 | 8 years fee payment window open |
Sep 27 2014 | 6 months grace period start (w surcharge) |
Mar 27 2015 | patent expiry (for year 8) |
Mar 27 2017 | 2 years to revive unintentionally abandoned end. (for year 8) |
Mar 27 2018 | 12 years fee payment window open |
Sep 27 2018 | 6 months grace period start (w surcharge) |
Mar 27 2019 | patent expiry (for year 12) |
Mar 27 2021 | 2 years to revive unintentionally abandoned end. (for year 12) |