Provided is an inverter circuit including a rectification and filter circuit and an inverter driver circuit interconnected the rectification and filter circuit and a load. The inverter driver circuit comprises a second controller for receiving light adjustment cycle signals and outputting electrical conduction cycle signals wherein the second controller is either electrically connected to a power source or electrically connected to the rectification and filter circuit for obtaining a wave current, and an electrical conduction of the electrical conduction cycle signals depends on input on/off of the wave current at the second controller; and a driver operates in response to electrical conduction cycle signals and on/off of dc. A flashing effect is produced on the load and thus a power factor correction effect is produced without power factor corrector being involved.

Patent
   7224589
Priority
Aug 12 2005
Filed
Aug 12 2005
Issued
May 29 2007
Expiry
Aug 12 2025
Assg.orig
Entity
Small
2
7
EXPIRED
1. An inverter circuit for producing power factor correction effect including a power source, a rectification and filter circuit including a rectifier and a filter capacitor, and an inverter driver circuit interconnected the rectification and filter circuit and a load wherein a dc is generated by the rectification and filter circuit and is delivered to the inverter driver circuit, the inverter driver circuit comprising:
a first controller for receiving input light adjustment signals and outputting light adjustment cycle signals;
a second controller for receiving the light adjustment cycle signals and outputting electrical conduction cycle signals wherein the second controller is selected from being electrically connected to a power source and electrically connected to the rectification and filter circuit for obtaining a wave current, and an electrical conduction of the electrical conduction cycle signals depends on an input on/off of the wave current at the second controller;
a driver for receiving the electrical conduction cycle signals and outputting varying voltage pulse signals in response to the input on/off of the dc wherein the varying voltage pulse signals are generated in response to the electrical conduction cycle signals being enabled or not by the input on/off of the dc; and
a transformer for receiving the varying voltage pulse signals and outputting a converted voltage to the load for activation wherein the converted voltage is a varying voltage depending on the varying voltage pulse signals.
2. The inverter circuit of claim 1, further comprising a signal conversion unit electrically connected to the second controller wherein the signal conversion unit is selected from being electrically connected to the power source and electrically connected to the rectification and filter circuit for obtaining the wave current.
3. The inverter circuit of claim 2, wherein the signal conversion unit can be selected from a waveform phase converter, a signal amplifier, a rectification and filter, and a combination thereof.

The present invention relates to inverter circuitry and more particularly to an inverter circuit for producing power factor correction effect without a high performance power factor corrector being involved.

U.S. patent application Ser. No. 10/949,373 discloses a method of determining operating voltage of an inverter for overcoming drawbacks of a transformer operating in a single maximum high voltage oscillation in which a cost effective inverter circuit with power factor corrector being installed is shown in FIG. 1 and FIGS. 5A to 5F. A rectification and filter circuit 20 is adapted to convert AC from a power source 10 into DC. A driver 50 is adapted to divide duty cycle of voltage into a plurality of continuous voltage pulses each consisting of lowest input voltage, highest input voltage, and lowest input voltage of DC fed from a power factor corrector 90 connected to the rectification and filter circuit 20. Next, a varying voltage cycle corresponding to each voltage pulse is generated by a transformer 60. Finally, a dark, bright, and dark flashing effect is produced on a load (e.g. CRT) 70 in response to the varying voltage cycle. The Application is able to significantly decrease the cost of a high performance power factor corrector. Further, the Application is able to overcome drawbacks of a prior inverter operating in a single maximum high voltage oscillation since the inverter 60 is operating in a continuous voltage of smooth rising and smooth lowering cycle. As a result, a useful life of the inverter can be prolonged significantly.

It is therefore an object of the present invention to provide an inverter circuit including a rectification and filter circuit including a rectifier and a filter capacitor, and an inverter driver circuit interconnected the rectification and filter circuit and a load wherein a stable DC is generated by the rectification and filter circuit and is delivered to the inverter driver circuit, the inverter driver circuit comprising a first controller for receiving input light adjustment signals and outputting light adjustment cycle signals; a second controller for receiving the light adjustment cycle signals and outputting electrical conduction cycle signals wherein the second controller is either electrically connected to a power source or electrically connected to the rectification and filter circuit for obtaining a wave current, and an electrical conduction of the electrical conduction cycle signals depends on an input on/off of each of the wave current at the second controller; a driver for receiving the electrical conduction cycle signals and outputting varying voltage pulse signals in response to the input on/off of the DC wherein the varying voltage pulse signals are generated in response to the electrical conduction cycle signals being enabled or not by the input on/off of the DC; and a transformer for receiving the varying voltage pulse signals and outputting a converted voltage to the load for activation wherein the converted voltage is a varying voltage depending on the varying voltage pulse signals. By utilizing the present invention, a dark, bright, and dark flashing effect is produced on the load and thus a power factor correction effect is produced by the inverter circuit without a high performance power factor corrector being involved.

The above and other objects, features and advantages of the present invention will become apparent from the following detailed description taken with the accompanying drawings.

FIG. 1 is a block diagram of a conventional inverter circuit;

FIG. 2 is a block diagram of a first preferred embodiment of inverter circuit according to the invention;

FIG. 3 is a block diagram of a second preferred embodiment of inverter circuit according to the invention; and

FIGS. 4A to 4F are waveforms of the invention;

FIGS. 5A to 5F are waveforms of the prior art.

Referring to FIG. 2, an inverter circuit in accordance with a first preferred embodiment of the invention is shown. The inverter circuit comprises a power source 10, a rectification and filter circuit 20 including a diode based full-wave or half-wave rectifier 21 and a filter capacitor 22, a load 70, and an inverter driver circuit interconnected the rectification and filter circuit 20 and the load 70 in which a stable DC 23 is generated by the rectification and filter circuit 20 and is delivered to the inverter driver circuit. The inverter driver circuit comprises the following components.

A first controller 30 for receiving input light adjustment signals and outputting light adjustment cycle signals 31. A second controller 40 for receiving the light adjustment cycle signals 31 and outputting electrical conduction cycle signals 41. The second controller 40 is either electrically connected to the power source 10 or electrically connected to the rectification and filter circuit 20 for obtaining a wave current 101, 211. Electrical conduction of the electrical conduction cycle signals 41 depends on input on/off of the wave current 101, 211 at the second controller 40.

A driver 50 for receiving the electrical conduction cycle signals 41 and outputting varying voltage pulse signals 51 in response to input on/off of the DC 23. Varying voltage pulse signals 51 are generated in response to electrical conduction cycle signals 41 being enabled or not by input on/off of the DC 23. A transformer 60 for receiving the varying voltage pulse signals 51 and outputting a converted voltage 61 to the load 70 for activation. The converted voltage 61 is a varying voltage depending on the varying voltage pulse signals 51.

Each of the first controller 30 and second controller 40 is implemented as a microcontroller or a pulse width modulation controller. The driver 50 is implemented as a power transistor. The transformer 60 is implemented as a winding transformer or piezoelectric transformer.

Referring to FIG. 3, an inverter circuit in accordance with a second preferred embodiment of the invention is shown. The second embodiment is identical to the first embodiment, except that a signal conversion unit 80 is electrically connected to the second controller 40 and is either electrically connected to the power source 10 or electrically connected to the rectification and filter circuit 20 for obtaining a wave current 101, 211. The signal conversion unit 80 is implemented as a waveform phase converter, signal amplifier, rectification and filter, or a combination thereof. Following is a discussion about waveforms of the inverter driver circuit of the invention and the prior inverter circuit incorporated a power factor corrector 90.

Referring to FIG. 4A, a sinusoidal input of the power source 10 of the invention is identical to that of the power source of the prior art as shown. Referring to FIG. 4B, a negative one half period of the sinusoidal input of the power source 10 of the invention is rectified as a positive one half period thereof and similarly a negative one half period of the sinusoidal input of the power source of the prior art is rectified as a positive one half period thereof. Referring to FIG. 4C, a waveform of input voltage being filtered or corrected in its power factor according to the invention and that according to the prior art as shown. Straight line means a stable DC 23 is obtained by both the invention and the prior art. Note that no current phase compensation effect is produced by the filter of the invention since no power factor corrector is employed. That is, the stable DC 23 of the invention does not have power factor correction effect.

Referring to FIG. 4D, a lower part shows waveform of a light adjustment cycle signal 31 outputted by the first controller 30 when input light adjustment signal 100 is completely bright according to the invention. According to the prior art in the upper part of FIG. 4E, the second controller 40 is continuously enabled to output electrical conduction cycle signals 41 in response to alternate activation of the light adjustment cycle signals 31 in which conduction (i.e., on) time is equal to cut-off (i.e., off) time (i.e., each is 50%). According to the invention in the lower part of FIG. 4E, the second controller 40 is enabled by wave currents 101, 211 in which the wave current 211 is represented by a lower part of FIG. 4B and the wave current 101 from the power source 10 is represented by a lower part of FIG. 4A. Thus, electrical conduction cycle signals 41 outputted by the second controller 40 may change its voltage in a predetermined percentage in the sequence of low voltage, high voltage, and low voltage in response to both inputs of wave currents 101, 211. As shown in the lower part of FIG. 4E (i.e., the invention), the voltage in a predetermined percentage is increased from 1% to 50% in which increment may be altered in response to input voltage and input light adjustment signals 100, and is further decreased from 50% to 1%. The subsequent driver 50 may receive electrical conduction cycle signals 41 for converting a stable DC 23 into varying voltage pulse signals 51.

Referring to FIG. 4F, a current phase compensation is produced by a power factor corrector 90 when the transformer 60 drives the load 70 according to the prior art (see upper part of FIG. 4F). Thus, voltage applied to the transformer 60 is a stable high voltage DC and the transformer 60 is required to operate in high driver oscillation. As a comparison (see lower part of FIG. 4F), the transformer 60 of the invention is adapted to convert DC voltage into a varying voltage for driving the load 70 based on varying voltage pulse signals 51. Thus, power factor correction effect is produced. For example, the load 70 is implemented as a lamp and a flashing frequency thereof is set based on an application of the invention. For example, the invention is applied in a liquid crystal display (LCD). An operating frequency of LCD is set at a value higher than 60 Hz based on flash acceptable to human eyes since LCD is watched by the human eyes. The higher of the operating frequency the lower of the adverse flash to the human eyes will be. Preferably, the operating frequency is about 72 KHz. Thus, the invention can divide a voltage into 1200 continuous cycles each consisting of a lowest voltage, a highest voltage, and a lowest voltage. The transformer 60 may drive the load 70 to emit light whenever the transformer 60 is enabled. Thus, a dark, bright, and dark flashing effect is produced on the load 70. Advantageously, flashing does no harm to human eyes since it is not sensitive to human eyes. In another example, the load 70 is implemented as a neon light and an operating frequency thereof is set at a value lower than 60 Hz. As a result, a flashing effect of neon light is produced. More preferably, the rectifier 21 of the rectification and filter circuit 20 is implemented as a half-wave rectifier so as to send out light at predetermined intervals.

Additionally, a low performance power factor corrector 90 is added into the invention in consideration of poor power quality of some regions or countries. Preferably, power factor correction effect is increased no more than 20%. This is because high performance power factor corrector may increase the manufacturing cost greatly and complicate circuitry of the invention and this is not desirable.

While the invention herein disclosed has been described by means of specific embodiments, numerous modifications and variations could be made thereto by those skilled in the art without departing from the scope and spirit of the invention set forth in the claims.

Chou, Chin-Wen, Wu, Kuang-Ming, Chung, Chin-Biau, Cheng, Ying-Nan

Patent Priority Assignee Title
7477021, Sep 18 2006 Principal Lighting Group, LLC Non-discontinuous neon power supply with high power factor
7667990, Oct 02 2007 Andyson International Co., Ltd. Architecture for switching on and off power
Patent Priority Assignee Title
4843202, Dec 28 1987 General Electric Company Magnetron with frequency control for power regulation
6031748, Feb 06 1998 LG Electronics Inc. Power saving circuit of power factor adjusting type
6278622, Jun 28 1999 Kokusan Denki Co., Ltd. Electric power source apparatus including electric power converter circuit and method for controlling the same
6556457, Jan 03 2002 Kokusan Denki Co., Ltd. Method of controlling inverter power generation apparatus
6714425, Nov 29 2001 Sanken Electric Co., Ltd. Power factor corrected SMPS with light and heavy load control modes
6775156, Apr 08 2003 Compal Electronics Inc. Power limitation transformer circuit structure of power supply
7045969, Nov 24 2004 Zippy Technology Corp. Inverter circuit capable of adjusting power factor
/////
Executed onAssignorAssigneeConveyanceFrameReelDoc
Aug 02 2005CHOU, CHIN-WENZIPPY TECHNOLOGY CORP ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS 0168920744 pdf
Aug 02 2005CHENG, YING-NANZIPPY TECHNOLOGY CORP ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS 0168920744 pdf
Aug 02 2005WU, KUANG-MINGZIPPY TECHNOLOGY CORP ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS 0168920744 pdf
Aug 02 2005CHUNG, CHIN-BIAUZIPPY TECHNOLOGY CORP ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS 0168920744 pdf
Aug 12 2005Zippy Technology Corp.(assignment on the face of the patent)
Date Maintenance Fee Events
Oct 28 2010M2551: Payment of Maintenance Fee, 4th Yr, Small Entity.
Jan 09 2015REM: Maintenance Fee Reminder Mailed.
May 29 2015EXP: Patent Expired for Failure to Pay Maintenance Fees.


Date Maintenance Schedule
May 29 20104 years fee payment window open
Nov 29 20106 months grace period start (w surcharge)
May 29 2011patent expiry (for year 4)
May 29 20132 years to revive unintentionally abandoned end. (for year 4)
May 29 20148 years fee payment window open
Nov 29 20146 months grace period start (w surcharge)
May 29 2015patent expiry (for year 8)
May 29 20172 years to revive unintentionally abandoned end. (for year 8)
May 29 201812 years fee payment window open
Nov 29 20186 months grace period start (w surcharge)
May 29 2019patent expiry (for year 12)
May 29 20212 years to revive unintentionally abandoned end. (for year 12)