An integrated circuit chip is provided. The chip includes a silicon substrate, a circuit, a seal ring, a ground ring and a guard ring. The circuit is formed on the silicon substrate and has an input/output (i/O) pad. The seal ring is formed on the silicon substrate and surrounds the circuit and the i/O pad. The ground ring is formed between the silicon substrate and the i/O pad, and the ground ring is electrically connected with the seal ring. The guard ring is formed above the silicon substrate and surrounds the i/O pad, and the guard ring is electrically connected with the seal ring.
|
1. An integrated circuit chip comprising:
a silicon substrate;
a circuit formed of the silicon substrate and having an input/out (i/O) pad;
a seal ring formed on the silicon substrate and substantially surrounding the circuit and the i/O pad;
a ground ring formed on the silicon substrate and electrically connected with the seal ring, wherein the around ring is formed within an inner side of the seal ring; and
a guard ring formed on the silicon substrate and electrically connected with the seal ring,
wherein an enclosed region is enclosed by the guard ring and the seal ring, the enclosed region is adjacent to and between the guard ring and the seal ring, and the i/O pad is formed within the enclosed region.
6. An integrated circuit chip comprising:
a silicon substrate;
a first seal ring, which substantially extends along the peripheral of the silicon substrate;
a around ring electrically connected with the first seal ring and formed within an inner side of the first seal ring;
a first guard ring, which is formed near the first seal ring and is electrically connected with the first seal ring, wherein the first guard ring is substantially a U-shaped structure, wherein a first enclosed region is enclosed by the first guard ring and part of the first seal ring, and the first enclosed region is adjacent to and between the first guard ring and the first seal ring; and
a first i/O pad formed within the first enclosed region.
14. An integrated circuit comprising:
a silicon substrate;
a seal ring substantially extending along the peripheral of the silicon substrate;
a ground ring formed on the silicon substrate and electrically connected with the seal ring, wherein the around ring is formed within an inner side of the seal ring;
a first guard ring substantially linearly extended on the silicon substrate and having two ends, the first guard ring electrically connected with the seal ring at the two ends to define a first enclosed region enclosed between the first guard ring and the seal ring; and
a first circuit formed on the silicon substrate, and the first circuit having a first input/output (i/O) pad formed within the first enclosed region.
2. The integrated circuit chip according to
3. The integrated circuit chip according to
4. The integrated circuit according to
5. The integrated circuit according to
7. The integrated circuit chip according to
8. The integrated circuit chip according to
a second seal ring, which substantially extends along the peripheral of the silicon substrate and is electrically isolated from the first seal ring;
a second guard ring, which is formed near the second seal ring and is electrically connected with the second seal ring, wherein the second guard ring is substantially a U-shaped structure, wherein a second enclosed region is enclosed by the second guard ring and part of the second seal ring, and the second enclosed region is adjacent to and between the first guard ring and the first seal ring; and
a second i/O pad formed within the second enclosed region.
9. The integrated circuit chip according to
10. The integrated circuit chip according to
11. The integrated circuit chip according to
12. The integrated circuit according to
13. The integrated circuit according to
15. The integrated circuit according to
a second guard ring formed on the silicon substrate, the second guard ring being substantially linearly extended and having two ends, the second guard ring electrically connected with the seal ring at the two ends to define a second enclosed region enclosed between the second guard ring and the seal ring, and
a second circuit formed on the silicon substrate, and the second circuit having a second input/output (i/O) pad formed within the second enclosed region.
16. The integrated circuit according to
17. The integrated circuit according to
18. The integrated circuit according to
19. The integrated circuit according to
|
This application claims the benefit of Taiwan application Serial No. 92133104, filed Nov. 25, 2003, the subject matter of which is incorporated herein by reference.
1. Field of the Invention
The invention is related to an integrated circuit (IC) chip, and more particularly to an integrated circuit chip having a seal ring, a ground ring and a guard ring.
2. Description of the Related Art
A semiconductor wafer comprises a number of integrated circuit chips formed through integrated circuit manufacturing process with each integrated circuit chip comprises a number of circuits, such as digital circuits, analog circuits and radio frequency (RF) circuits. A scribing line is formed between any two adjacent integrated circuit chips to facilitate the scribing of integrated circuit chips. When scribing the integrated circuit chip, the generated stress will cause damage to the circuits of the integrated circuit chip. Therefore, a seal ring is normally formed between the integrated circuit chip and the scribing line to prevent the integrated circuit chip from being damaged during the scribing process.
Refer to
Since the seal ring 11 is a continuous ring structure, the digital circuit 12 is a circuit, which easily generates noises. Moreover, the RF circuit 13 is a circuit which is easily interrupted by the noise, so that the noise generated by the digital circuit 12 or the I/O pad 12a will be easily transmitted to the RF circuit 13 or the I/O pad 13a through the seal ring 11, resulting in noise coupling and further affecting the normal operation of the RF circuit 13.
Several conventional methods have been provided to resolve the noise-coupling problem disclosed above. Refer to
The seal ring 21a and 21b have the same sectional structure, and the sectional structure of the seal ring 21b is exemplified herein. As shown in
It is noteworthy that a PN junction is formed between the N well 26 and the silicon substrate 25, so the electric charges, which are generated during the process of manufacturing the seal rings 21a and 21b according to a plasma etching method, cannot be discharged through the silicon substrate 25 and will build up on the seal rings 21a and 21b, severely affecting the electrical characteristics of the integrated circuit chip 20. Moreover, the N well 26 formed underneath the gaps of the seal rings 21a and 21b is not cut off, so the noise generated by the I/O pad 22 of the digital circuit still can be transmitted to the RF circuit 23 through the N well 26, causing noise coupling to occur. Besides, the double ring design of the seal rings 21a and 21b will increase the size of the integrated circuit chip 20.
Refer to
As shown in
Despite that the polysilicon layer 49 and the gate oxide 47 can reduce the noise coupling of the integrated circuit chip 40, the electric charges, which are generated during the process of manufacturing the seal ring 41 according to a plasma etching method, cannot be discharged through the P type silicon substrate 44 and will build up on the seal ring 41, severely affecting the electrical characteristics of the integrated circuit chip 40.
It is therefore an object of the invention to provide an integrated circuit chip. The design of mutual electrical connection between the seal ring, the ground ring and the guard ring not only reduces the noise coupling between the circuits and the I/O pad and the external thereof, but also prevents the build-up of electric charges generated during the plasma etching manufacturing process, hence improving the electrical characteristics of the integrated circuit chip.
According to the object of the invention, an integrated circuit chip, which includes a silicon substrate, at least a circuit, a seal ring, a ground ring and at least a guard ring, is provided. The circuit is formed on silicon substrate and has at least an input/output (I/O) pad. The seal ring is formed on the silicon substrate and surrounds the circuit and the I/O pad. The ground ring is formed between the silicon substrate and the I/O pad. The ground ring is electrically connected with the seal ring. The guard ring is formed on the silicon substrate and surrounds the I/O pad. The guard ring is electrically connected with the seal ring.
According the object of the invention, a seal ring is provided, wherein the seal ring surrounds an integrated circuit chip, which has a silicon substrate. The seal ring includes a P well, a N type doping layer, a P+ doping layer, an isolation layer, a number of dielectric layers and a number of metal layers. The P well is formed on the silicon substrate and has a first aperture. The N type doping layer is formed on the first aperture and is formed on the silicon substrate. The P+ doping layer is formed on the P well and has a second aperture. The second aperture corresponds to the N type doping layer. The isolation layer is formed in the second aperture and is formed on the N type doping layer. The dielectric layers are formed on the P+ doping layer. Each of the metal layers is formed on the corresponding dielectric layer and is electrically connected with the P+ doping layer. The metal layer has a gap, which exposes part of the surface of the isolation layer.
Other objects, features, and advantages of the invention will become apparent from the following detailed description of the preferred but non-limiting embodiments. The following description is made with reference to the accompanying drawings.
Refer to
The guard ring 55 is formed near the first seal ring 71c and is electrically connected with the first seal ring 71c. The guard ring 55 is substantially a U-shaped structure. A first enclosed region 55a is enclosed by the guard ring 55 and part of the first seal ring 71c. Similarly, the guard ring 56 is formed near the second seal ring 71d and is electrically connected with the second seal ring 71d. The guard ring 56 is substantially a U-shaped structure. A second enclosed region 56a is enclosed by the second seal ring 71d and part of the second seal ring 71d. The I/O pad 73a is formed inside the first enclosed region 55a and the I/O pad 74a is formed inside the second enclosed region 56a.
Referring to
Referring to
Refer to
It can be understood from
Refer to
Referring to
Referring to
Since capacity effect exists between the I/O pad 73a and the first P well 58a formed underneath the I/O pad 73a, when the I/O pad 73a receives the noise, the noise will be coupled with the first P well 58a formed underneath the I/O pad 73a first, then transmitted to the first seal ring 71c and the first ground ring 72a through the guard ring 55 formed around the I/O pad 73a. Since capacity effect also exists between the I/O pad 74a and the second P well 58b formed underneath I/O pad 74a, when the I/O pad 74a receive noise, the noise will be coupled with the second P well 58b formed underneath the I/O pad 74a first, then transmitted to the second seal ring 71d and the second ground ring 72b through the guard ring 56 formed around the I/O pad 74a. Thus, the noise received by the I/O pads 73a and 74a will be effectively excluded. Besides, the noise transmitted from the external of the guard ring 55 can also be transmitted to the first seal ring 71c and the first ground ring 72a through the guard ring 55, lest the I/O pad 73a might be interfered with. The noise transmitted from the external of the guard ring 56 can also be transmitted to the second seal ring 71d and the second ground ring 72b through the guard ring 56, lest the I/O pad 74a might be interfered with. Thus, the guard rings 55 and 56 can promptly transmit the noise generated from around the guard rings 55 and 56 to the ground end, preventing the I/O pads 73a and 74a from being interfered with. As for the two adjacent I/O pads, the guard rings formed nearby further prevent the two adjacent I/O pads from generating erroneous signal feedback path.
Referring to
The integrated circuit chip disclosed in the above preferred embodiment according to the invention reduces noise coupling, prevents electric charges, and improves the electrical characteristics of the integrated circuit chip by means of a design of mutual electrical connection between the seal ring, the ground ring and the guard ring.
While the invention has been described by way of example and in terms of a preferred embodiment, it is to be understood that the invention is not limited thereto. On the contrary, it is intended to cover various modifications and similar arrangements and procedures, and the scope of the appended claims therefore should be accorded the broadest interpretation so as to encompass all such modifications and similar arrangements and procedures.
Patent | Priority | Assignee | Title |
7528724, | Feb 28 2005 | Impinj, Inc. | On die RFID tag antenna |
7772117, | Nov 20 2001 | The Regents of the University of California | Methods of fabricating highly conductive regions in semiconductor substrates for radio frequency applications |
7893459, | Apr 10 2007 | Taiwan Semiconductor Manufacturing Company, Ltd. | Seal ring structures with reduced moisture-induced reliability degradation |
8125072, | Aug 13 2009 | Infineon Technologies AG | Device including a ring-shaped metal structure and method |
8188578, | May 29 2008 | MEDIATEK INC. | Seal ring structure for integrated circuits |
8212323, | May 29 2008 | MEDIATEK INC. | Seal ring structure for integrated circuits |
8217394, | May 10 2007 | Taiwan Semiconductor Manufacturing Company, Ltd. | Probe pad on a corner stress relief region in a semiconductor chip |
8237160, | May 10 2007 | Taiwan Semiconductor Manufacturing Company, Ltd. | Probe pad on a corner stress relief region in a semiconductor chip |
8461667, | Jan 30 2009 | Sumitomo Electric Device Innovations, Inc. | Semiconductor device |
8674508, | Apr 10 2007 | Taiwan Semiconductor Manufacturing Company, Ltd. | Seal ring structures with reduced moisture-induced reliability degradation |
8729705, | Apr 10 2007 | Taiwan Semiconductor Manufacturing Company, Ltd. | Seal ring structures with reduced moisture-induced reliability degradation |
8803290, | Oct 03 2008 | Qualcomm Incorporated | Double broken seal ring |
9146273, | Dec 30 2009 | STMicroelectronics S.r.l. | Process for controlling the correct positioning of test probes on terminations of electronic devices integrated on a semiconductor and corresponding electronic device |
9263362, | Aug 13 2009 | Infineon Technologies AG | Method of forming a ring-shaped metal structure |
9823300, | Dec 30 2009 | STMicroelectronics S.r.l. | Process for controlling the correct positioning of test probes on terminations of electronic devices integrated on a semiconductor and corresponding electronic device |
9881881, | Jul 24 2015 | Qualcomm Incorporated | Conductive seal ring for power bus distribution |
Patent | Priority | Assignee | Title |
5475255, | Jun 30 1994 | SHENZHEN XINGUODU TECHNOLOGY CO , LTD | Circuit die having improved substrate noise isolation |
6420208, | Sep 14 2000 | SHENZHEN XINGUODU TECHNOLOGY CO , LTD | Method of forming an alternative ground contact for a semiconductor die |
6492716, | Apr 30 2001 | AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE LIMITED | Seal ring structure for IC containing integrated digital/RF/analog circuits and functions |
6900969, | Dec 11 2002 | Texas Instruments Inc | ESD protection with uniform substrate bias |
20050063431, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Nov 02 2004 | CHEN, SHENG-YOW | Airoha Technology Corp | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 016010 | /0049 | |
Nov 19 2004 | Airoha Technology Corp. | (assignment on the face of the patent) | / |
Date | Maintenance Fee Events |
Jan 28 2011 | M2551: Payment of Maintenance Fee, 4th Yr, Small Entity. |
Feb 01 2011 | ASPN: Payor Number Assigned. |
Feb 01 2011 | LTOS: Pat Holder Claims Small Entity Status. |
Feb 04 2015 | M2552: Payment of Maintenance Fee, 8th Yr, Small Entity. |
Jan 24 2019 | M2553: Payment of Maintenance Fee, 12th Yr, Small Entity. |
Date | Maintenance Schedule |
Aug 07 2010 | 4 years fee payment window open |
Feb 07 2011 | 6 months grace period start (w surcharge) |
Aug 07 2011 | patent expiry (for year 4) |
Aug 07 2013 | 2 years to revive unintentionally abandoned end. (for year 4) |
Aug 07 2014 | 8 years fee payment window open |
Feb 07 2015 | 6 months grace period start (w surcharge) |
Aug 07 2015 | patent expiry (for year 8) |
Aug 07 2017 | 2 years to revive unintentionally abandoned end. (for year 8) |
Aug 07 2018 | 12 years fee payment window open |
Feb 07 2019 | 6 months grace period start (w surcharge) |
Aug 07 2019 | patent expiry (for year 12) |
Aug 07 2021 | 2 years to revive unintentionally abandoned end. (for year 12) |