A wafer level package, and a semiconductor wafer, electronic system, and a memory module that include one or more of the wafer level packages, and methods of fabricating the die packages on a wafer level, and integrated circuit modules that include one or more packages are provided. In one embodiment, the die package comprises a redistribution layer interconnecting two or more dies disposed on a substrate, typically a semiconductor wafer, the redistribution layer including a first trace connecting a bond pad of each of two dies, and a second trace connecting one of the bond pads of the two dies to a ball pad. The die package of the invention can comprise memory devices such as static random access memories (SRAMs), and can be incorporated into a variety of electronic systems as part of a memory package such as single in line memory modules (SIMMs) or dual in line memory modules.
|
15. A method of fabricating a die package, comprising:
forming a redistribution layer over at least four dies, the redistribution layer comprising a trace connecting a bond pad of each of first and second dies and one of said bond pads to a ball pad, and another trace connecting a bond pad of each of third and fourth dies and one of said bond pads to a ball pad.
25. A method of fabricating a die package, comprising:
forming a trace connecting a bond pad of each of a first die and a second die and one of said bond pads to a ball pad, and another trace connecting a bond pad of each of a third die and a fourth die and one of said bond pads to a ball pad;
forming an insulating layer over the dies with openings to the bond pads and the ball pads; and
forming a trace on the insulating layer connecting a bond pad of the first die to the third or fourth die.
16. A method of fabricating a die package, comprising:
forming a first trace connecting a bond pad of each of a first die and a second die and one of said bond pads to a ball pad, and a second trace connecting a bond pad of each of a third die and a fourth die and one of said bond pads to a ball pad;
forming an insulating layer over the dies with openings to the bond pads and the ball pads; and
forming a third trace on the insulating layer connecting a bond pad of the first or second die to the third or fourth die.
29. A method of fabricating a wafer level package, comprising:
forming a trace connecting a bond pad of each of a first die and a second die situated on a wafer and one of said bond pads to a ball pad, and another trace connecting a bond pad of each of a third die and a fourth die and one of said bond pads to a ball pad;
forming an insulating layer over the dies with openings to the bond pads and the ball pads; and
forming a trace on the insulating layer connecting a bond pad of the first or second die to the third or fourth die.
26. A method of fabricating a die package, comprising:
forming a trace connecting a bond pad of each of a first die and a second die and one of said bond pads to a ball pad, and another trace connecting a bond pad of each of a third die and a fourth die and one of said bond pads to a ball pad;
forming an insulating layer over the dies with openings to the bond pads and the ball pads; and
forming a second redistribution layer on the insulating layer comprising a trace connecting a bond pad of the first die to the third and a bond pad of the second die to the fourth die.
1. A method of fabricating a die package, comprising:
forming a first trace and a second trace over a first and second die, the first trace interconnecting a bond pad of each of the first and second dies, and the second trace connecting one of said bond pads of the first and second dies to a ball pad;
forming an insulating layer over the first and second traces, the insulating layer having openings to expose the bond pads of the first and second dies and a third die; and
forming a third trace on the insulating layer to interconnect a bond pad of either the first or second dies to a bond pad of the third die.
35. A method of forming a die package on a wafer level, comprising:
forming a trace connecting a bond pad of each of a first die and a second die situated on a wafer and one of said bond pads to a ball pad, and another trace connecting a bond pad of each of a third die and a fourth die and one of said bond pads to a ball pad;
forming a first insulating layer over the dies with openings to the bond pads and the ball pads;
forming a trace on the first insulating layer connecting a bond pad of the first die to the third or fourth die; and
applying a second insulating layer over the dies with openings to the ball pads.
2. A method of fabricating a die package, comprising:
forming a first redistribution layer over a first and second die with a first trace interconnecting a bond pad of each of the first and second dies, and a second trace interconnecting one of the bond pads of the first and second dies to a ball pad;
applying an insulating layer over the first redistribution layer;
forming openings through the insulating layer to the bond pads of the first and second dies; and
forming a second redistribution layer over the insulating layer with a trace connecting a bond pad of either the first die or the second die to a bond pad of a third die.
8. A method of fabricating a die package, comprising:
forming an insulating layer over at least three-dies with openings to bond pads on the dies;
forming a first trace and a second trace over the insulating layer, the first trace interconnecting a bond pad of each of the first and second dies, and the second trace connecting one of said bond pads of the first and second dies to a ball pad;
forming an insulating layer over the first and second traces, the insulating layer having openings to expose the bond pads of the three or more dies; and
forming a third trace on the insulating layer to interconnect a bond pad of either the first or second dies to a bond pad of the third die.
32. A method of fabricating a wafer level package, comprising:
forming a first redistribution layer over at least four dies situated on a wafer, the first redistribution layer comprising a trace connecting a bond pad of each of first and second dies and one of said bond pads to a ball pad, and another trace connecting a bond pad of each of third and fourth dies and one of said bond pads to a ball pad;
forming an insulating layer over the first redistribution layer with openings to the bond pads and the ball pads; and
forming a second redistribution layer on the insulating layer comprising a trace connecting a bond pad of the first die to the third and a bond pad of the second die to the fourth die.
27. A method of fabricating a die package, comprising:
forming a first insulating layer over at least four dies with openings to bond pads on the dies;
forming a first set of traces over the first insulating layer, a first trace connecting a bond pad of each of a first die and a second die and one of said bond pads to a first ball pad, a second trace connecting a bond pad of each of a third die and a fourth die and one of said bond pads to a second ball pad;
forming a second insulating layer over the first set of traces with openings to the bond pads of the dies and the ball pads; and
forming a second set of traces on the second insulating layer with traces interconnecting the bond pads of the first die and the third or fourth dies.
34. A method of fabricating a wafer level package, comprising:
forming a plurality of traces on a first insulating film overlying four or more dies situated on a substrate, each of said dies comprising a bond pad, and each of the bond pads exposed through an opening in the first insulating film, a first trace interconnecting a bond pad of a first and second die and one of said bond pads to a first ball pad, and a second trace connected a bond pad of a third and fourth die and one of said bond pads to a second ball pad;
forming a second insulating film on said dies with openings to said bond pads and ball pads; and
forming a trace on the second insulating film connecting a bond pad of the first die to a bond pad of the third or fourth die.
4. A method of fabricating a die package, comprising:
forming a first set of traces over at least four-dies, a first trace interconnecting a bond pad of each of a first die and a second die, a second trace connecting one of said bond pads of the first and second dies to a first ball pad, a third trace interconnecting a bond pad of each of a third die and a fourth die, and a fourth trace connecting one of said bond pads of the third and fourth dies to a second bail pad;
forming an insulating layer over the first set of traces with openings to the bond pads of the dies and the ball pads; and
forming a second set of traces on the insulating layer, with traces interconnecting bond pads of the first and second dies to the third and fourth dies.
33. A method of fabricating a wafer level package, comprising:
forming a first redistribution layer over at least four dies situated on a wafer, the first redistribution layer comprising a first trace interconnecting a bond pad of each of a first pair of dies and a second trace interconnecting one of said bond pads to a ball pad, and a third trace interconnecting a bond pad of each of a second pair of dies and a fourth trace interconnecting one of said bond pads to a ball pad;
forming an insulating layer over the first redistribution layer with openings to the bond pads and the ball pads; and
forming a second redistribution layer on the insulating layer comprising a trace connecting a bond pad of the first or second die to the third or fourth die.
9. A method of fabricating a die package, comprising:
forming a first insulating layer over at least three dies with openings to bond pads on the dies;
forming a first redistribution layer on the first insulating layer with a first trace interconnecting a bond pad of each of the first and second dies, and a second trace interconnecting one of said bond pads of the first and second dies to a ball pad;
applying a second insulating layer over the first redistribution layer;
forming openings through the second insulating layer to the bond pads of the first and second dies; and
forming a second redistribution layer over the second insulating layer with a trace connecting a bond pad of either the first die or the second die to a bond pad of a third die.
28. A method of fabricating a die package, comprising:
forming a first insulating layer over at least four dies with openings to bond pads on the dies;
forming a first set of traces over the first insulating layer, a first trace connecting a bond pad of each of a first die and a second die and one of said bond pads to a first ball pad, a second trace connecting a bond pad of each of a third die and a fourth die and one of said bond pads to a second ball pad;
forming a second insulating layer over the first set of traces with openings to the bond pads of the dies and the ball pads; and
forming a second set of traces on the second insulating layer with traces interconnecting the bond pads of the first and third dies and the bond pads of the second and fourth dies.
11. A method of fabricating a die package, comprising:
forming a first insulating layer over at least four dies with openings to bond pads on the dies;
forming a first set of traces over the first insulating layer, a first trace interconnecting a bond pad of each of a first die and a second die, a second trace connecting one of said bond pads of the first and second dies to a first ball pad, a third trace interconnecting a bond pad of each of a third die and a fourth die, and a fourth trace connecting one of said bond pads of the third and fourth dies to a second ball pad;
forming a second insulating layer over the first set of traces with openings to the bond pads of the dies and the ball pads; and
forming a second set of traces on the second insulating layer, with traces interconnecting bond pads of the first and second dies to the third and fourth dies.
3. The method of
forming a second insulating layer over the second redistribution layer, the second insulating layer having openings to the ball pads of the first redistribution layer; and
connecting ball contacts to the ball pads.
5. The method of
6. The method of
7. The method of
10. The method of
forming a third insulating layer over the second redistribution layer, the third insulating layer having openings to the ball pads of the first redistribution layer; and
connecting ball contacts to the ball pads.
12. The method of
13. The method of
14. The method of
17. The method of
18. The method of
21. The method of
23. The method of
30. The method of
31. The method of
36. The method of
|
This application is a divisional of U.S. patent application Ser. No. 10/167,284, filed Jun. 11, 2002, which claims priority to Singapore Patent Application No. 200203050-0, filed May 21, 2002.
This invention relates generally to integrated circuit chip packages, and more specifically to a method of forming an integrated circuit package at a wafer level.
With the increase in memory needed by software, the trend in state-of-the-art microprocessors is toward higher performance, high-density memory modules, such as single in-line memory modules (SIMMs) or dual in-line memory modules (DIMMs), which are circuit cards with memory chips attached. Having higher capacity memory chip units or packing more memory chip units on a memory module is one way to increase memory density on a module.
Conventional methods of mounting multiple die units on a module is through stacking the die units or attaching a daughter board to the main module board. However, a profusion of small electronic products such as pages and cellular telephones demand small product size and low profile products. The demand by consumers for miniature electronic devices has increased the need for powerful yet compact, ultra-thin semiconductor devices.
Based on these and other needs and deficiencies, an improved die package for achieving a high density memory module would be desirable.
The present invention provides a wafer level semiconductor die package, a semiconductor wafer comprising one or more wafer level packages, an electronic system comprising an integrated circuit module that includes one or more of the wafer level packages, a memory module comprising a printed circuit board and an integrated circuit module that includes at least one of the wafer level packages, and methods of fabricating the die packages on a wafer level, and integrated circuit modules that include one or more packages.
In one aspect, the invention provides a die package. In one embodiment, the die package comprises a redistribution layer interconnecting two or more dies disposed on a substrate, typically a semiconductor wafer, the redistribution layer comprising a first trace connecting a bond pad of each of two dies, and a second trace connecting one of the bond pads of the two dies to a ball pad. The die package can further include an insulating layer disposed over the traces, and/or a ball contact mounted on the ball pad.
In another embodiment, the die package is an integrated wafer level package comprising a plurality of electrically conductive traces disposed on an insulating film overlying two or more dies disposed on a semiconductor wafer or other substrate, each die comprising one or more bond pads, and each of the bond pads exposed through an opening in the insulating film; a redistribution layer comprising a plurality of traces and ball pads disposed on the insulating film, and a first trace of the redistribution layer interconnecting a bond pad of a first die to the bond pad of a second die, and a second trace connecting one of said bond pads to a ball pad disposed on the insulating film. Thus, a trace connects each bond pad of the dies to either a ball pad or to the bond pad of another die which bond pad is connected by a trace to a ball pad.
In another embodiment, the die package comprises an integrated wafer level package, comprising a support substrate, typically a semiconductor wafer, comprising at least three semiconductor dies, each die comprising a plurality of bond pads; an insulating film disposed over the dies with openings exposing the bond pads of the dies; a plurality of traces and ball pads disposed on the insulating film; a bond pad of each of a first die and second die interconnected by a trace, and one of said bond pads of the first and second dies connected by a trace to a ball pad; an insulating layer disposed over the traces; and a plurality of traces disposed on the insulating layer, including a trace connecting a bond pad of either the first die or the second die to a bond pad of a third die.
In yet another embodiment, the die package comprises an integrated wafer level package, comprising a semiconductor wafer or other support substrate comprising three or more semiconductor dies, each die comprising one or more bond pads, and a first redistribution layer including a trace interconnecting a bond pad of each of a first die and a second die; an insulating layer disposed over the first redistribution layer and comprising openings exposing the bond pads of the dies; and a second redistribution layer comprising a plurality of traces disposed on the insulating layer; including a trace interconnecting a bond pad of either the first die or the second die to a bond pad of a third die; wherein one of the bond pads of the first, second or third dies is connected by a trace to a ball pad within the package. The first redistribution layer can be disposed on an insulating film overlying the dies. The ball pad can be part of the first redistribution layer and connected by a trace to one of the bond pads of the first and second dies, or part of the second redistribution layer with a trace of the second redistribution layer connecting the bond pad of any of the first, second or third dies to the ball pad.
In yet another embodiment, the die package comprises an integrated wafer level package, comprising a semiconductor wafer or other support substrate comprising two or more dies, each die comprising a plurality of bond pads; an insulating film disposed over the dies, the film comprising openings aligned with and exposing the bond pads of the dies; a first redistribution layer disposed on the insulating film and including a trace interconnecting a bond pad of each of a first die and a second die; a first insulating layer disposed over the first redistribution layer and comprising openings exposing at least one of the first traces; a second insulating layer disposed over the first insulating layer and comprising openings exposing the first trace(s) and openings for ball pads; and a second redistribution layer comprising a ball pad and a trace disposed on the second insulating layer, and a via interconnect disposed in the opening onto the first trace, the second trace connecting the via interconnect to the ball pad.
In another aspect, the invention provides a semiconductor wafer. In various embodiments, the wafer comprises one or more wafer level packages according to the invention.
In another aspect, the invention provides an electronic system comprising an integrated circuit module comprising at least one wafer level package according to the invention. In one embodiment the integrated circuit module comprises a multi-chip module, such as a DIMM board, among others.
In yet another aspect, the invention provides a memory module comprising a printed circuit board and an integrated circuit module comprising at least one wafer level package according to the invention. In one embodiment, the memory module can comprise an integrated circuit module in the form of a DIMM board or other multi-chip module.
In a further aspect, the invention provides methods of fabricating the foregoing die packages on a wafer level. In an embodiment of a method of fabricating a die package on a wafer level, the method comprises forming a redistribution layer over at least two dies disposed on a semiconductor wafer or other support substrate, the redistribution layer comprising a plurality of traces and one or more ball pads including a trace connecting a bond pad of each of a first and second die, and a trace connecting one of the bond pads to a ball pad.
In another embodiment of a method of fabricating a wafer level die package, the method comprises providing a substrate having a plurality of semiconductor dies formed thereon, each die comprising one or more bond pads; applying an insulating film over the substrate; forming openings through the insulating film to the bond pads of the dies; and forming a redistribution layer over the insulating film, the redistribution layer comprising a plurality of traces and ball pads, including a trace interconnecting a bond pad of each of a first die and a second die, and a trace connecting one of the bond pads of the first and second dies to a ball pad. The method can further include steps of applying an insulating layer over the redistribution layer and forming openings through the insulating layer to the ball pads, and mounting a ball contact on each of the ball pads. In another embodiment, the insulating layer can be applied over the redistribution layer and openings formed to the bond pads and ball pads, and a second redistribution comprising a plurality of traces can be formed over the insulating layer, including a trace interconnecting a bond pad of either the first die or the second die to a bond pad of a third die.
In yet another embodiment of a method of fabricating a die package on a wafer level, the method comprises forming a first redistribution layer over a plurality of dies disposed on a semiconductor wafer or other substrate, including a trace interconnecting a bond pad of each of a first die and a second die; applying an insulating layer over the traces which includes openings to the bond pads of the dies; and forming a second redistribution layer comprising a plurality of traces and ball pads over the insulating layer, including a trace interconnecting a bond pad of either the first or the second die to a bond pad of a third die; wherein a trace of either the first or second redistribution layers connects one of said bond pads of the first, second or third dies to a ball pad. The ball pad can be provided as part of the first redistribution layer formed on an insulating film overlying the dies whereby the ball pad is connected by a trace to one of the interconnected bond pads of the first or second dies. In another embodiment, the ball pad can be provided as part of the second redistribution layer, connected by a trace to one of the interconnected bond pads of the first, second or third dies.
In yet another embodiment of a method of fabricating a die package on a wafer level, the method comprises forming a first redistribution layer over at least two dies disposed on a substrate, the first redistribution layer comprising a plurality of traces including a trace connecting a bond pad of each of the two dies; forming an insulating layer over the first redistribution layer; forming openings through the insulating layer to expose each of the traces of the first redistribution layer; and forming a second redistribution layer over the insulating layer, the second redistribution layer comprising a plurality of ball pads and traces, and a via interconnect disposed in each of the openings of the insulating layer in contact with the trace of the first RDL, the trace of the second RDL connecting the via interconnect to at least one ball pad. The method can further comprise the steps of forming an insulating layer over the second redistribution layer; forming openings to expose the ball pads; and connecting ball contacts to the ball pads of the second redistribution layer; and further singulating the wafer to form individual packages, each package comprising the first and second dies connected by the traces of the first redistribution layer.
In another aspect, the invention provides methods for fabricating an integrated circuit module. In one embodiment, the method comprises the steps of providing a substrate comprising a plurality of wafer level packages according to the invention; separating each package on the substrate to form individual packages; and assembling one or more packages into an integrated circuit module, for example, a multi-chip module such as a DIMM board.
The present invention provides a multiple die package having an exceptionally high memory capacity with a low profile. The die package achieves a single unit (die package) having an increased memory capacity using current memory chips by virtue the interconnections between two or more chips within the package, without having to wait for the availability of the next higher density chip. The integrated wafer package also has the advantage of space saving on a module board due to the compact and thin profile, which in turn allows more integrated units/packages and higher memory capacity on the flip chip memory module such as a SIMM or DIMM board. The die package also provides superior signal integrity.
The configuration of the RDL with traces connecting bond pads of two or more dies together and routing the connection to a single ball pad also eliminates the need for a separate pin or ball contact for each individual bond pad, resulting in a lower pin count compared to other memory module chip units. The package also is easier to lay out on a DIMM board or or other memory module since part of the routing is done on a wafer level.
Preferred embodiments of the invention are described below with reference to the following accompanying drawings, which are for illustrative purposes only. Throughout the following views, the reference numerals will be used in the drawings, and the same reference numerals will be used throughout the several views and in the description to indicate same or like parts.
The invention will be described generally with reference to the drawings for the purpose of illustrating embodiments only and not for purposes of limiting the same. The figures illustrate processing steps for use in fabricating semiconductor devices in accordance with the present invention. It should be readily apparent that the processing steps are only a portion of the entire fabrication process.
In the current application, the terms “semiconductive wafer fragment” or “wafer fragment” or “wafer” will be understood to mean any construction comprising semiconductor material, including but not limited to bulk semiconductive materials such as a semiconductor wafer (either alone or in assemblies comprising other materials thereon), and semiconductive material layers (either alone or in assemblies comprising other materials). The term “substrate” refers to any supporting structure including, but not limited to, the semiconductive wafer fragments or wafers described above.
The present invention provides a semiconductor die package comprising two or more dies that can be fabricated at the wafer level, that is, an entire wafer of active device dies can be processed according to the invention to form one or more die packages, and burn-in and testing of the one or more packages can be performed before the wafer is separated into individual packages. It is also contemplated that packages can be defined as comprising, multiple, unseparated packages containing two or more dies, or whole or partial wafers.
Referring to
The dies are fabricated on a surface of a substrate 14, typically a semiconductor wafer, through etching, deposition, or other well known techniques, and contain integrated circuitry comprising active devices to perform a specific memory function. A dynamic random access memory circuit is exemplary of such an integrated circuit, although other circuits for any function, such as processors, can be packaged according to the invention. Scribe lines 16 are typically provided between the wafer level packages 10. The active surface 18 of the dies 12a-12d includes a series of bond pads 20a-20d in electrical communication with the integrated circuits contained within each die 12a-12d. In the illustrated example, the bond pads 20a-20d are in a linear pattern in a longitudinal arrangement on each of the dies, although other bond pad arrangements can be utilized. A passivation or insulating (dielectric) film 22 has been formed over the surface of the wafer 14 to passivate the active surface of the dies and to seal the device structures of the dies from contamination and moisture, and as a scratch protection layer. Openings formed in the insulating film align with and expose the bond 20a-20d pads of the dies.
The wafer level package 10 further includes a redistribution layer (RDL) 24 formed on the insulating film 22. The RDL 24 includes electrically conductive traces 26 that connect the bond pads 20a-20d of the dies to ball pads 28 for attaching external ball contacts 30 such as solder balls.
According to the invention, the RDL 24 of the wafer level package 10 also includes traces 32 that interconnect the bond pads of two or more of the dies within the wafer level package. For example, as illustrated in
Each bond pad of a die within the wafer level package is connected to a ball pad 28 either directly through a trace 26, or indirectly through the interconnecting trace 32 leading to the bond pad of the adjoining die, which is then connected through the trace 26 to the ball pad 28. For example, referring to
Referring now to
As also shown in
As illustrated in
The present invention utilizes a conductive redistribution wafer level package technology on two or more chips whereby, instead of the redistribution traces confined to a single chip (unit), the routing traces are extended to one or more adjacent chips (units) with all common signal buses being tied together. The structure of the redistribution layer to interconnect two or more dies within a package increases the memory capacity of the die package. For example, where redistribution traces interconnect two die units, the memory capacity of the combined units is double. This capacity can be extended to additional multiple units, for example, four units, eight units, sixteen units, and so on. The present invention thus results in an increase in the capacity of a singulated unit or die package as a wafer scale (level) package. Further, since address, data and some control buses or even power/ground pins for memory devices are shared, the number of pin-out/contact balls for the integrated package is reduced compared to single die units.
The RDL 24 typically comprises a highly conductive metal or metal alloy such as copper, aluminum, gold, and nickel, for example, or a conductive polymer material. The RDL 24 can be formed using known techniques in the art such as chemical vapor deposition (CVD), plasma enhanced chemical vapor deposition (PECVD), physical vapor deposition (PVD) (sputtering or evaporation), electroplating, electroless plating, stenciling, and screen printing, for example. The RDL 24 can comprise, for example, a foil tape of copper, aluminum or other suitable metal, that can be stamp-cut to provide the desired pattern of traces and ball pads.
The RDL can also comprise a multiple metal layers applied over the insulating film 22 according to known techniques, to form a sandwich or multi-layer under-bump metallurgy (UBM) structure, typically having a tri-metal layer structure. As depicted in
As shown in
A plurality of ball contacts 30 are attached to the ball pads 28 for connecting the wafer level package 10 as a component to an external circuit board, motherboard or other electrical apparatus or device. Exemplary ball contacts 30 comprise solder typically comprising tin (Sn) and/or lead (Pb), or a conductive material such as a conductive epoxy or conductor-filled epoxy. Solder ball contacts 30 can be formed using conventional processes such as stenciling, screen printing, electroplating, electroless plating, evaporation, and the like. Conductive polymer material can be applied and cured to form the ball contacts.
The wafer can then singulated along scribe lines 16 into individual packages 10, each of which include at least two dies, and shown as four interconnected dies 12a-12d in the illustrated example.
In another embodiment of a wafer level package 10″ according to the invention, the package can be fabricated with one or more overlying RDLs to interconnect additional dies within a package, as depicted in
Another example of a configuration of a second RDL 44″ is illustrated in
In yet another embodiment of an integrated wafer level package 10″″ according to the invention, the package can comprise two or more redistribution layers (RDLs) whereby the ball pads are fabricated as part of the second (or subsequent) RDL. As depicted in
RDL 44″″ further comprises ball pads 56″″ that are connected through traces 58″″ to bond pads 20a″″-20d″″ of the dies. As in the other wafer level packages, each bond pad of a die communicates with a ball pad 56″″ either directly through a trace 58″″, or indirectly through the interconnecting trace 32″″ and/or 48″″ leading to the bond pad of the adjoining die, which is then connected through the trace 58″″ to the ball pad 56″″. As depicted in
Another embodiment of a wafer level package 10v according to the invention is depicted in
A second insulating layer 62v is formed over the insulating layer 38v as depicted in
Referring to
Two or more wafer level packages 10 can be combined, for example, into an integrated circuit module to enhance or extend the functionality of individual dies. A circuit module can comprise a combination of dies representing a variety of functions or containing the same functionality. Examples of integrated circuit modules include memory modules, device drivers, power modules, communication modems, processor modules and application-specific modules and may include multilayer, multi-chip modules. Examples of multi-chip modules (MCMs) include a single in-line memory module (SIMM), a dual in-line memory module (DIMM), a random access memory (RAM) card or module, and a read-only-memory (ROM) card or module. The circuit module can be a subcomponent of a variety of electronic systems, for example, a personal computer, cellular phone, clock, television, automobile, industrial control system, among others.
In compliance with the statute, the invention has been described in language more or less specific as to structural and methodical features. It is to be understood, however, that the invention is not limited to the specific features shown and described, since the means herein disclosed comprise preferred forms of putting the invention into effect. The invention is, therefore, claimed in any of its forms or modifications within the proper scope of the appended claims appropriately interpreted in accordance with the doctrine of equivalents.
Chia, Yong Poo, Neo, Yong Loo, Boon, Suan Jeung, Low, Siu Waf, Ser, Bok Leng
Patent | Priority | Assignee | Title |
10700025, | Mar 15 2013 | Taiwan Semiconductor Manufacturing Company, Ltd. | Fan-out interconnect structure and method for forming same |
10985101, | Mar 14 2019 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor package and manufacturing method thereof |
11133274, | Mar 15 2013 | Taiwan Semiconductor Manufacturing Company, Ltd. | Fan-out interconnect structure and method for forming same |
7602630, | Dec 30 2005 | Round Rock Research, LLC | Configurable inputs and outputs for memory stacking system and method |
7808105, | Apr 13 2007 | AMKOR TECHNOLOGY SINGAPORE HOLDING PTE LTD | Semiconductor package and fabricating method thereof |
7884007, | May 21 2002 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Super high density module with integrated wafer level packages |
8098508, | Dec 30 2005 | Round Rock Research, LLC | Configurable inputs and outputs for memory stacking system and method |
8304894, | May 21 2002 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Super high-density module with integrated wafer level packages |
8441116, | Dec 13 2007 | Hynix Semiconductor Inc. | Semiconductor package having substrate for high speed semiconductor package |
8559238, | Dec 30 2005 | Round Rock Research, LLC | Configurable inputs and outputs for memory stacking system and method |
8698295, | May 21 2002 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Super high-density module with integrated wafer level packages |
8829676, | Jun 28 2011 | Taiwan Semiconductor Manufacturing Company, Ltd. | Interconnect structure for wafer level package |
9230902, | Jun 28 2011 | Taiwan Semiconductor Manufacturing Company, Ltd. | Interconnect structure for wafer level package |
9368460, | Mar 15 2013 | Taiwan Semiconductor Manufacturing Company, Ltd. | Fan-out interconnect structure and method for forming same |
9553000, | Jun 28 2011 | Taiwan Semiconductor Manufacturing Company, Ltd. | Interconnect structure for wafer level package |
Patent | Priority | Assignee | Title |
3189978, | |||
3216028, | |||
3835530, | |||
4783695, | Sep 26 1986 | Lockheed Martin Corporation | Multichip integrated circuit packaging configuration and method |
4918811, | Sep 26 1986 | Lockheed Martin Corporation | Multichip integrated circuit packaging method |
4937203, | Sep 26 1986 | Lockheed Martin Corporation | Method and configuration for testing electronic circuits and integrated circuit chips using a removable overlay layer |
5108825, | Dec 21 1989 | Lockheed Martin Corporation | Epoxy/polyimide copolymer blend dielectric and layered circuits incorporating it |
5250843, | Mar 27 1991 | Integrated System Assemblies Corp. | Multichip integrated circuit modules |
5324687, | Oct 16 1992 | Lockheed Martin Corporation | Method for thinning of integrated circuit chips for lightweight packaged electronic systems |
5353498, | Feb 08 1993 | Lockheed Martin Corporation | Method for fabricating an integrated circuit module |
5366906, | Oct 16 1992 | Lockheed Martin Corporation | Wafer level integration and testing |
5455459, | Mar 27 1992 | Lockheed Martin Corporation | Reconstructable interconnect structure for electronic circuits |
5527741, | Oct 11 1994 | Lockheed Martin Corporation | Fabrication and structures of circuit modules with flexible interconnect layers |
5532614, | Jan 11 1991 | Texas Instruments Incorporated | Wafer burn-in and test system |
5731222, | Aug 01 1995 | OL SECURITY LIMITED LIABILITY COMPANY | Externally connected thin electronic circuit having recessed bonding pads |
5818102, | Dec 29 1995 | Bell Semiconductor, LLC | System having integrated circuit package with lead frame having internal power and ground busses |
5841193, | May 20 1996 | EPIC Technologies, Inc. | Single chip modules, repairable multichip modules, and methods of fabrication thereof |
5851911, | Mar 07 1996 | Round Rock Research, LLC | Mask repattern process |
5858815, | Jun 21 1996 | AMKOR TECHNOLOGY SINGAPORE HOLDING PTE LTD | Semiconductor package and method for fabricating the same |
5866952, | Nov 30 1995 | Lockheed Martin Corporation | High density interconnected circuit module with a compliant layer as part of a stress-reducing molded substrate |
5903058, | Jul 17 1996 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Conductive bumps on die for flip chip application |
5910687, | Jan 24 1997 | CHIP SYSTEMS INNOVATIONS, LLC | Wafer fabrication of die-bottom contacts for electronic devices |
6046101, | Dec 31 1997 | Intel Corporation | Passivation technology combining improved adhesion in passivation and a scribe street without passivation |
6121688, | Jan 19 1996 | Shinko Electric Industries Co., Ltd. | Anisotropic conductive sheet and printed circuit board |
6133065, | Mar 06 1997 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Multi-chip module employing carrier substrate with micromachined alignment structures and method of forming |
6144102, | May 16 1997 | Texas Instruments Incorporated | Semiconductor device package |
6214630, | Dec 22 1999 | United Microelectronics Corp. | Wafer level integrated circuit structure and method of manufacturing the same |
6228548, | Feb 27 1998 | NANYA | Method of making a multichip semiconductor package |
6228684, | Dec 28 1998 | SOCIONEXT INC | Wafer-level package, a method of manufacturing thereof and a method of manufacturing semiconductor devices from such a wafer-level package |
6277670, | Sep 11 1996 | HYUNDAI ELECTRONICS INDUSTRIES CO , LTD | Semiconductor chip package and fabrication method thereof |
6291894, | Aug 31 1998 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Method and apparatus for a semiconductor package for vertical surface mounting |
6344401, | Mar 09 2000 | Atmel Corporation | Method of forming a stacked-die integrated circuit chip package on a water level |
6358833, | Mar 07 1996 | Micron Technology, Inc. | Method of fabricating a micromachined chip scale package |
6396148, | Feb 10 2000 | EPIC Technologies, Inc. | Electroless metal connection structures and methods |
6397685, | Feb 12 1999 | KROHNE A G | Mass flowmeter |
6403448, | Jul 22 1996 | INTEGRATED SILICON SOLUTION, INC | Semiconductor devices having cooperative mode option at assembly stage and method thereof |
6428641, | Aug 31 1998 | AMKOR TECHNOLOGY SINGAPORE HOLDING PTE LTD | Method for laminating circuit pattern tape on semiconductor wafer |
6469356, | Jun 15 2000 | Seiko Epson Corporation | Semiconductor memory device having different distances between gate electrode layers |
6472745, | Jan 18 1999 | Shinko Electric Industries Co., Ltd. | Semiconductor device |
6479887, | Aug 31 1998 | AMKOR TECHNOLOGY SINGAPORE HOLDING PTE LTD | Circuit pattern tape for wafer-scale production of chip size semiconductor packages |
6586275, | Dec 29 2000 | Samsung Electronics Co., Ltd. | Wafer level package and method for manufacturing the same |
6611052, | Nov 16 2001 | Round Rock Research, LLC | Wafer level stackable semiconductor package |
6627991, | Aug 05 1998 | Semiconductor Components Industries, LLC | High performance multi-chip flip package |
6656827, | Oct 17 2002 | Taiwan Semiconductor Manufacturing Co., Ltd. | Electrical performance enhanced wafer level chip scale package with ground |
6686615, | Aug 20 2002 | PENG TECHNOLOGIES, LLC | Flip-chip type semiconductor device for reducing signal skew |
6720212, | Mar 14 2002 | Polaris Innovations Limited | Method of eliminating back-end rerouting in ball grid array packaging |
6759311, | Oct 31 2001 | FormFactor, Inc | Fan out of interconnect elements attached to semiconductor wafer |
6867502, | Mar 08 2002 | Renesas Electronics Corporation | Semiconductor device |
6894399, | Apr 30 2001 | Intel Corporation | Microelectronic device having signal distribution functionality on an interfacial layer thereof |
6909184, | Dec 10 1999 | Kabushiki Kaisha Toshiba | TAB type semiconductor device |
7071487, | Dec 28 1998 | SOCIONEXT INC | Wafer-level package having test terminal |
20010033031, | |||
20010046168, | |||
20020038890, | |||
20020177294, | |||
20020190336, | |||
20040166662, | |||
20040183213, | |||
20050218473, | |||
20050245061, | |||
JP363312648, | |||
JP404107846, | |||
JP408162456, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Oct 12 2004 | Micron Technology Inc. | (assignment on the face of the patent) | / | |||
Apr 26 2016 | Micron Technology, Inc | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001 ASSIGNOR S HEREBY CONFIRMS THE SECURITY INTEREST | 043079 | /0001 | |
Apr 26 2016 | Micron Technology, Inc | MORGAN STANLEY SENIOR FUNDING, INC , AS COLLATERAL AGENT | PATENT SECURITY AGREEMENT | 038954 | /0001 | |
Apr 26 2016 | Micron Technology, Inc | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | SECURITY INTEREST SEE DOCUMENT FOR DETAILS | 038669 | /0001 | |
Jun 29 2018 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Micron Technology, Inc | RELEASE BY SECURED PARTY SEE DOCUMENT FOR DETAILS | 047243 | /0001 | |
Jul 03 2018 | MICRON SEMICONDUCTOR PRODUCTS, INC | JPMORGAN CHASE BANK, N A , AS COLLATERAL AGENT | SECURITY INTEREST SEE DOCUMENT FOR DETAILS | 047540 | /0001 | |
Jul 03 2018 | Micron Technology, Inc | JPMORGAN CHASE BANK, N A , AS COLLATERAL AGENT | SECURITY INTEREST SEE DOCUMENT FOR DETAILS | 047540 | /0001 | |
Jul 31 2019 | JPMORGAN CHASE BANK, N A , AS COLLATERAL AGENT | MICRON SEMICONDUCTOR PRODUCTS, INC | RELEASE BY SECURED PARTY SEE DOCUMENT FOR DETAILS | 051028 | /0001 | |
Jul 31 2019 | JPMORGAN CHASE BANK, N A , AS COLLATERAL AGENT | Micron Technology, Inc | RELEASE BY SECURED PARTY SEE DOCUMENT FOR DETAILS | 051028 | /0001 | |
Jul 31 2019 | MORGAN STANLEY SENIOR FUNDING, INC , AS COLLATERAL AGENT | Micron Technology, Inc | RELEASE BY SECURED PARTY SEE DOCUMENT FOR DETAILS | 050937 | /0001 |
Date | Maintenance Fee Events |
Aug 15 2008 | ASPN: Payor Number Assigned. |
Sep 19 2011 | M1551: Payment of Maintenance Fee, 4th Year, Large Entity. |
Oct 21 2015 | M1552: Payment of Maintenance Fee, 8th Year, Large Entity. |
Nov 04 2019 | M1553: Payment of Maintenance Fee, 12th Year, Large Entity. |
Date | Maintenance Schedule |
May 06 2011 | 4 years fee payment window open |
Nov 06 2011 | 6 months grace period start (w surcharge) |
May 06 2012 | patent expiry (for year 4) |
May 06 2014 | 2 years to revive unintentionally abandoned end. (for year 4) |
May 06 2015 | 8 years fee payment window open |
Nov 06 2015 | 6 months grace period start (w surcharge) |
May 06 2016 | patent expiry (for year 8) |
May 06 2018 | 2 years to revive unintentionally abandoned end. (for year 8) |
May 06 2019 | 12 years fee payment window open |
Nov 06 2019 | 6 months grace period start (w surcharge) |
May 06 2020 | patent expiry (for year 12) |
May 06 2022 | 2 years to revive unintentionally abandoned end. (for year 12) |