A method and system for providing a bipolar transistor is described. The method and system include providing a compound base region, providing an emitter region coupled with the compound base region, and providing a collector region coupled with the compound base region. The bipolar transistor may also include at least one other predetermined portion. The method and system also include providing at least one predetermined amount of oxygen to at least one of the compound base region, the emitter region, the collector region, and the predetermined portion of the bipolar transistor.
|
15. A bipolar transistor comprising:
a compound base region;
an emitter region coupled with the compound base region;
a collector region coupled with the compound base region;
at least one of the compound base region, the emitter region, the collector region, and a predetermined portion of the bipolar transistor including at least one predetermined amount of oxygen; and
at least one silicon seed layer, the predetermined portion including the at least one silicon seed layer.
3. A bipolar transistor comprising:
a compound semiconductive base region;
an emitter semiconductive region coupled with the compound semiconductive base region; and
a collector semiconductive region coupled with the compound semiconductive base region;
at least one of the compound base semiconductive region, the emitter semiconductive region, the collector semiconductive region, and a predetermined portion of the bipolar transistor including at least one predetermined amount of oxygen.
16. A bipolar transistor comprising:
a compound base region;
an emitter region coupled with the compound base region;
a collector region coupled with the compound base region;
at least one of the compound base region, the emitter region, the collector region, and a predetermined portion of the bipolar transistor including at least one predetermined amount of oxygen; and
at least one undoped silicon seed layer, the predetermined portion including the at least one undoped silicon seed layer.
17. A bipolar transistor comprising:
a compound base region;
an emitter region coupled with the compound base region;
a collector region coupled with the compound base region;
at least one of the compound base region, the emitter region, the collector region, and a predetermined portion of the bipolar transistor including at least one predetermined amount of oxygen and wherein the collector region includes a first predetermined amount of oxygen and the at least one silicon seed layer includes a second predetermined amount of oxygen.
1. A heterostructure semiconductor device comprising:
a compound semiconductive layer including at least two materials selected from silicon, germanium, carbon, gallium, indium, aluminum, arsenic, and phosphorus, a first region having first doping type formed using the compound semiconductive layer;
at least one additional semiconductive region having a second doping type opposite of the first doping type; and
at least one of the first semiconductive region and the additional semiconductive region including at least one predetermined amount of oxygen.
14. A semiconductor device comprising:
at least one bipolar transistor, each of the at least one bipolar transistor including a compound base semiconductive region, an emitter semiconductive region coupled with the compound base semiconductive region, and a collector semiconductive region coupled with the compound base semiconductive region;
wherein at least one of the compound base semiconductive region, the emitter semiconductive region, the collector semiconductive region, and a predetermined portion of the bipolar transistor includes at least one predetermined amount of oxygen.
18. A bipolar transistor comprising:
a compound base region;
an emitter region coupled with the compound base region;
a collector region coupled with the compound base region;
at least one of the compound base region, the emitter region, the collector region, and a predetermined portion of the bipolar transistor including at least one predetermined amount of oxygen; and
at least one capping layer between the emitter region and the compound base region, the predetermined portion including the at least one capping layer and wherein the emitter region includes a first predetermined amount of oxygen and the at least one capping layer includes a second predetermined amount of oxygen.
13. A bipolar transistor comprising:
a silicon seed layer;
a compound base semiconductive region including at least one of SiGe and SiGeC and formed on the silicon seed layer;
a first spacer;
an emitter semiconductive region coupled with the compound base semiconductive region and formed on the silicon seed layer, the first spacer between the compound base semiconductive region and the emitter semiconductive region;
a collector semiconductive region coupled with the compound base semiconductive region and formed on the silicon seed layer;
a second spacer between the compound base semiconductive region and the collector semiconductive region; and
a capping layer residing between the first spacer and the emitter semiconductive region;
at least one of the compound base semiconductive region, the emitter semiconductive region, the collector semiconductive region, the silicon seed layer, the first spacer, the second spacer, and the capping layer including at least one predetermined amount of oxygen.
2. The heterostructure semiconductor device of
4. The bipolar transistor of
at least one spacer residing between the compound base region and the collector region, the predetermined portion including the at least one spacer.
5. The bipolar transistor of
at least one spacer residing between the compound base and the emitter, the predetermined portion including the at least one spacer.
6. The bipolar transistor of
at least one silicon seed layer, the predetermined portion including the at least one silicon seed layer.
8. The bipolar transistor of
9. The bipolar transistor of
at least one capping layer between the emitter region and the compound base region, the predetermined portion including the at least one capping layer.
10. The bipolar transistor of
11. The bipolar transistor of
|
The present application is related to co-pending U.S. patent application Ser. No. 10/327,321 entitled “Very Low Moisture O-Rings and Method For Preparing the Same” filed on Dec. 20, 2002 and assigned to the assignee of the present application, and U.S. patent application Ser. No. 10/801,435 entitled “System Apparatus and Method for Contamination reduction in Semiconductor device Fabrication Equipment Components” filed on Mar. 15, 2004, and assigned to the assignee of the present application.
The present application is also related to co-pending U.S. patent application Ser. No. 11/267,474 entitled Method and System for Providing A Heterojunction Bipolar Transistor Having SiGe Extensions filed on even date herewith and assigned to the assignee of the present application, and U.S. patent application Ser. No. 11/266,797 entitled Bandgap Engineered Mono-Crystalline Silicon Cap Layers for SiGe HBT Performance Enhancement filed on even date herewith and assigned to the assignee of the present application, and U.S. patent application Ser. No. 11/267,553 entitled Bandgap and Recombination Engineered Emitter Layers for SiGe HBT Performance Optimization filed on even date herewith and assigned to the assignee of the present application.
The present invention relates to semiconductor processing and semiconductor devices, and more particularly to a method and system for incorporating oxygen in a controlled manner to heterostructure semiconductive devices such as heterojunction bipolar transistors.
In a conventional HBT 10, the conventional compound base 16 is typically formed from a compound layer, generally of doped SiGe or SiGeC. The dopant used for the conventional compound base 16 is boron. In addition, the conventional spacer layer 14 and conventional capping layer 18 are typically undoped silicon. The conventional emitter 20 and the conventional collector 12 are typically doped so that the conventional HBT 10 is an NPN or a PNP transistor.
Although the conventional HBT 10 functions, one of ordinary skill in the art will readily recognize that improved performance of the conventional HBT 10 is desirable. For example, as device speeds are increased, current gains become greatly elevated and breakdown voltages are greatly reduced, which is often undesirable. The rate of stored charge dissipation in the compound base, base-emitter, and collector regions is desired to be kept elevated. The steep, repeatable boron profiles for the highest Ft and Fmax are also desired to be maintained in order to ensure that the performance of the conventional HBT 10 is repeatable. Furthermore, one of ordinary skill in the art will readily recognize that the introduction of certain contaminants can adversely affect the performance of the conventional HBT 10. For example, although oxygen may reduce boron out diffusion and reduce the pinched base resistance RSBi, such oxygen diffusion is uncontrolled and thus is typically regarded as an undesirable contaminant in conventional SiGe and SiGeC HBT devices. For example, oxygen contamination is typically a result of leaks, outgassing, and permeation sources in the process reactor. Such, oxygen contaminants have been shown to reduce minority carrier lifetime, which leads to increased base recombination current and reduced current gain. Similarly, oxygen contaminants have been observed to result in increased base resistance of SiGe when boron is incorporated as the dopant for the conventional base 16.
Accordingly, what is needed is a method and system for improving performance of the conventional HBT 10. The present invention addresses such a need.
The present invention provides a method and system for providing a bipolar transistor. The method and system comprise providing a compound base region, providing an emitter region coupled with the compound base region, and providing a collector region coupled with the compound base region. The bipolar transistor may also include at least one other predetermined portion. The method and system also comprise providing at least one predetermined amount of oxygen to at least one of the compound base region, the emitter region, the collector region, and the predetermined portion of the bipolar transistor.
According to the method and system disclosed herein, the present invention allows oxygen to be provided in a controlled manner that allows for improved performance of the bipolar transistor.
The present invention relates to semiconductor devices. The following description is presented to enable one of ordinary skill in the art to make and use the invention and is provided in the context of a patent application and its requirements. Various modifications to the preferred embodiments and the generic principles and features described herein will be readily apparent to those skilled in the art. Thus, the present invention is not intended to be limited to the embodiments shown, but is to be accorded the widest scope consistent with the principles and features described herein.
The present invention provides a method and system for providing a bipolar transistor. The method and system comprise providing a compound base region, providing an emitter region coupled with the compound base region, and providing a collector region coupled with the compound base region. The bipolar transistor may also include at least one other predetermined portion. The method and system also comprise providing at least one predetermined amount of oxygen to at least one of the compound base region, the emitter region, the collector region, and the predetermined portion of the bipolar transistor.
The improvement is made possible by providing a method for controlled oxygen incorporation. This is also made possible by implementing oxygen reduction methods described in co-pending patent application Ser. No. 10/327,321 entitled “Very Low Moisture O-Rings and Method For Preparing the Same” filed on Dec. 20, 2002 and assigned to the assignee of the present application, and U.S. patent application Ser. No. 10/801,435 entitled “System Apparatus and Method for Contamination reduction in Semiconductor device Fabrication Equipment Components” filed on Mar. 15, 2004, and assigned to the assignee of the present application. Applicant hereby incorporates by reference the above-identified co-pending patent applications.
The present invention will be described in terms of a particular HBT device. However, one of ordinary skill in the art will readily recognize that the method and system may be applicable to other device(s) having other, additional, and/or different components and/or positions not inconsistent with the present invention. For example, the method and system in accordance with the present invention may be applicable to compound semiconductor devices including but not limited to high electron mobility transistors (HEMTs), FETs, and laser diodes. Similarly, the method and system in accordance with the present invention may be applicable to devices utilizing materials such as GaAs, InP, and AlGaAs. The present invention is also described in the context of particular methods. One of ordinary skill in the art will, however, recognize that the method could have other and/or additional steps. Moreover, although the methods are described in the context of providing a single HBT device, one of ordinary skill in the art will readily recognize that multiple device may be provided in parallel.
Thus, a predetermined amount of oxygen is provided to the base region, emitter region, collector region and/or another region of the HBT device in a controlled manner in steps 102, 104, 106, and/or 108. For example, oxygen may be provided in the entire SiGe (or SiGeC) layer. Alternatively, the oxygen may be provided at specific portions of the device. Providing the oxygen may include implanting oxygen in the desired portion(s) of the device, providing the oxygen through chemical vapor deposition (CVD) or some combination of thereof. In another embodiment, the oxygen is updiffused into the desired portion of the device. For example, in one embodiment, the predetermined amount of oxygen provided to the SiGe (or SiGeC) layer forming the base region. In order to do so, the collector is provided with oxygen using an implant or CVD as described above. A thermal treatment, for example in step 108, is provided to allow the oxygen to updiffuse from the collector region into the strained SiGe or SiGeC layer. In such an embodiment, the amount of oxygen that updiffuses is directly proportional to the total doses of boron and carbon present. Also in this embodiment, such an amount of oxygen that updiffuses is also inversely proportional to the total doses of boron and carbon. The updiffusion of oxygen is self limiting and, therefore, accurate and repeatable. Consequently, the amount of oxygen can be considered to be predetermined in that determined from the factors described above. Moreover, in such an embodiment, the position of the oxygen after updiffusion is within the SiGe or SiGeC layer and self-aligned to the regions of the SiGe or SiGeC layer and to previous locations of C and B in various Ge profiles. Moreover, the self-aligned nature of the oxygen updiffusion allows for minority carrier lifetime engineering of specific regions of interest within the SiGe or SiGeC layer of the base region. In alternate embodiments, individual regions may be implanted with oxygen or provided with oxygen via CVD. In other embodiments, a combination of implanting and/or CVD of individual regions and oxygen updiffusion may be used.
Thus, using the method 100, a controlled amount of oxygen may be provided to particular regions of the HBT device. Introduction of the predetermined amounts of oxygen may increase carrier recombination rates, thereby increasing base recombination current and reduced current gain. As a result, the breakdown voltage may be increased. In addition, charge dissipation may increase for improved Ft/Fmax values. The introduction of the controlled amount of oxygen also reduces boron out diffusion. Consequently, boron profiles may be steeper, allowing for a narrower base region and improved Ft/Fmax values. Device performance may, therefore, be improved.
Thus, using the method 120, a controlled amount of oxygen may be provided to desired regions of the HBT device. Consequently, the method 120 can be used to provide HBT devices having substantially the same benefits as the method 100.
Because regions 210, 220, and/or 230 may include predetermined amounts of oxygen, the carrier recombination rates may be increased for the HBT device 200. Thus, the base recombination current may be increased and the current gain reduced. As a result, the breakdown voltage may be increased for the HBT device 200. In addition, charge dissipation may increase, allowing for improved Ft/Fmax values of the HBT device 200. The introduction of the controlled amount of oxygen may also reduce boron out diffusion from the compound base region 220. Consequently, boron profiles may be steeper, allowing for a narrower base region and improved Ft/Fmax values for the HBT device 200. Performance of the HBT device 200 may, therefore, be improved.
Because regions 210′, 220′, 230′, 240, 250, and/or 260 may include predetermined amounts of oxygen, the carrier recombination rates may be increased for the HBT device 200′. Thus, the base recombination current may be increased and the current gain reduced. As a result, the breakdown voltage may be increased for the HBT device 200′. In addition, charge dissipation may increase, allowing for improved Ft/Fmax values of the HBT device 200′. The introduction of the controlled amount of oxygen may also reduce boron out diffusion from the compound base region 220′. Consequently, boron profiles may be steeper, allowing for a narrower compound base region and improved Ft/Fmax values for the HBT device 200′. Performance of the HBT device 200′ may, therefore, be improved.
A method and system for providing a bipolar transistor has been disclosed. The present invention has been described in accordance with the embodiments shown, and one of ordinary skill in the art will readily recognize that there could be variations to the embodiments, and any variations would be within the spirit and scope of the present invention. Accordingly, many modifications may be made by one of ordinary skill in the art without departing from the spirit and scope of the appended claims.
Patent | Priority | Assignee | Title |
10916642, | Apr 18 2019 | GLOBALFOUNDRIES U S INC | Heterojunction bipolar transistor with emitter base junction oxide interface |
11158722, | Dec 30 2019 | GLOBALFOUNDRIES U S INC | Transistors with lattice structure |
11848192, | Apr 18 2019 | GLOBALFOUNDRIES U.S. Inc. | Heterojunction bipolar transistor with emitter base junction oxide interface |
7651919, | Nov 04 2005 | Atmel Corporation | Bandgap and recombination engineered emitter layers for SiGe HBT performance optimization |
Patent | Priority | Assignee | Title |
3888518, | |||
4352532, | Sep 15 1980 | Robertshaw Controls Company | Manifolding means for electrical and/or pneumatic control units and parts and methods therefor |
4383547, | Mar 27 1981 | SEMI-GAS SYSTEMS, INC | Purging apparatus |
4437479, | Dec 30 1981 | Atcor | Decontamination apparatus for semiconductor wafer handling equipment |
4771326, | Jul 09 1986 | Texas Instruments Incorporated | Composition double heterojunction transistor |
4852516, | May 19 1986 | SOLITEC WAFER PROCESSING INC | Modular processing apparatus for processing semiconductor wafers |
5001534, | Jul 11 1989 | AGERE Systems Inc | Heterojunction bipolar transistor |
5006912, | Apr 14 1987 | Taiwan Semiconductor Manufacturing Company, Ltd | Heterojunction bipolar transistor with SiGe |
5137047, | Aug 24 1990 | VERSUM MATERIALS US, LLC | Delivery of reactive gas from gas pad to process tool |
5247192, | Sep 30 1991 | Rohm Co., Ltd. | Heterojunction bipolar transistor |
5316171, | Oct 01 1992 | Vacuum insulated container | |
5316958, | May 31 1990 | International Business Machines Corporation | Method of dopant enhancement in an epitaxial silicon layer by using germanium |
5329145, | Oct 15 1991 | Matsushita Electric Industrial Co., Ltd. | Heterojunction bipolar transistor and its integration method |
5331186, | Mar 06 1991 | Kabushiki Kaisha Toshiba | Heterojunction bipolar transistor with base electrode having Schottky barrier contact to the emitter |
5352912, | Nov 13 1991 | GLOBALFOUNDRIES Inc | Graded bandgap single-crystal emitter heterojunction bipolar transistor |
5412233, | Jun 17 1992 | Alcatel | Heterojunction bipolar transistor |
5426316, | Dec 21 1992 | International Business Machines Corporation | Triple heterojunction bipolar transistor |
5440152, | Nov 26 1993 | NEC Electronics Corporation | Heterojunction bipolar transistor having particular Ge distributions and gradients |
5449294, | Mar 26 1993 | Texas Instruments Incorporated | Multiple valve assembly and process |
5453124, | Dec 30 1992 | Texas Instruments Incorporated | Programmable multizone gas injector for single-wafer semiconductor processing equipment |
5494836, | Apr 05 1993 | NEC Electronics Corporation | Process of producing heterojunction bipolar transistor with silicon-germanium base |
5506427, | Apr 05 1993 | NEC Electronics Corporation | Heterojunction bipolar transistor with silicon-germanium base |
5523243, | Dec 21 1992 | International Business Machines Corporation | Method of fabricating a triple heterojunction bipolar transistor |
5583059, | Jun 01 1994 | International Business Machines Corporation; IBM Corporation | Fabrication of vertical SiGe base HBT with lateral collector contact on thin SOI |
5656514, | Jul 13 1992 | GLOBALFOUNDRIES Inc | Method for making heterojunction bipolar transistor with self-aligned retrograde emitter profile |
5665614, | Jun 06 1995 | Hughes Electronics Corporation | Method for making fully self-aligned submicron heterojunction bipolar transistor |
5668388, | Jul 07 1995 | AstraZeneca AB | Bipolar transistor with optimized structure |
5729033, | Jun 06 1995 | Hughes Electronics Corporation | Fully self-aligned submicron heterojunction bipolar transistor |
5798277, | Dec 20 1995 | Electronics and Telecommunications Research Institute; Korea Telecommunication Authority | Method for fabricating heterojunction bipolar transistor |
5821149, | Mar 14 1996 | Atmel Corporation | Method of fabricating a heterobipolar transistor |
5881476, | Mar 29 1996 | Minnesota Mining and Manufacturing Company | Apparatus and method for drying a coating on a substrate employing multiple drying subzones |
5912481, | Sep 29 1997 | National Scientific Corporation | Heterojunction bipolar transistor having wide bandgap, low interdiffusion base-emitter junction |
5962880, | Jul 12 1996 | Hitachi, Ltd. | Heterojunction bipolar transistor |
5972783, | Feb 07 1996 | Pannova Semic, LLC | Method for fabricating a semiconductor device having a nitrogen diffusion layer |
5992463, | Oct 30 1996 | ICHOR SYSTEMS, INC | Gas panel |
6074698, | Jan 10 1997 | NIPPON VALQUA INDUSTRIES, LTD | Process for producing surface-modified rubber, surface-modified rubber, and sealing material |
6099599, | May 08 1996 | Industrial Technology Research Institute | Semiconductor device fabrication system |
6171920, | Sep 29 1997 | Method of forming heterojunction bipolar transistor having wide bandgap, low interdiffusion base-emitter junction | |
6199255, | Oct 06 1999 | Taiwan Semiconductor Manufacturing Company, Ltd | Apparatus for disassembling an injector head |
6251738, | Jan 10 2000 | GLOBALFOUNDRIES Inc | Process for forming a silicon-germanium base of heterojunction bipolar transistor |
6325886, | Feb 14 2000 | SMC Kabushiki Kaisha | Method for attaching a micromechanical device to a manifold, and fluid control system produced thereby |
6349744, | Oct 13 2000 | BARCLAYS BANK PLC, AS COLLATERAL AGENT | Manifold for modular gas box system |
6352591, | Nov 13 1996 | Applied Materials, Inc. | Methods and apparatus for shallow trench isolation |
6410396, | Apr 26 2000 | MISSISSIPPI STATE UNIVERSITY RESEARCH AND TECHNOLOGY CORPORATION RTC | Silicon carbide: germanium (SiC:Ge) heterojunction bipolar transistor; a new semiconductor transistor for high-speed, high-power applications |
6417059, | Jan 10 2000 | GLOBALFOUNDRIES Inc | Process for forming a silicon-germanium base of a heterojunction bipolar transistor |
6423990, | Sep 29 1997 | National Scientific Corporation | Vertical heterojunction bipolar transistor |
6442867, | Jan 04 2000 | Texas Instruments Incorporated | Apparatus and method for cleaning a vertical furnace pedestal and cap |
6459104, | May 10 2001 | Newport Fab, LLC | Method for fabricating lateral PNP heterojunction bipolar transistor and related structure |
6509242, | Jan 12 2001 | Bell Semiconductor, LLC | Heterojunction bipolar transistor |
6531369, | Mar 01 2000 | Qualcomm Incorporated | Heterojunction bipolar transistor (HBT) fabrication using a selectively deposited silicon germanium (SiGe) |
6541346, | Mar 20 2001 | RJM SEMICONDUCTOR L L C | Method and apparatus for a self-aligned heterojunction bipolar transistor using dielectric assisted metal liftoff process |
6555874, | Aug 28 2000 | Sharp Laboratories of America, Inc. | Method of fabricating high performance SiGe heterojunction bipolar transistor BiCMOS on a silicon-on-insulator substrate |
6563145, | Apr 19 1999 | Skyworks Solutions, Inc | Methods and apparatus for a composite collector double heterojunction bipolar transistor |
6573539, | Jan 10 2000 | GLOBALFOUNDRIES Inc | Heterojunction bipolar transistor with silicon-germanium base |
6598279, | Aug 21 1998 | Micron Technology, Inc. | Multiple connection socket assembly for semiconductor fabrication equipment and methods employing same |
6607605, | Aug 31 2000 | Quantum Global Technologies LLC | Cleaning of semiconductor process equipment chamber parts using organic solvents |
6667489, | Nov 29 2001 | Renesas Electronics Corporation | Heterojunction bipolar transistor and method for production thereof |
6670654, | Jan 09 2002 | GLOBALFOUNDRIES U S INC | Silicon germanium heterojunction bipolar transistor with carbon incorporation |
6696710, | Feb 27 2001 | Keysight Technologies, Inc | Heterojunction bipolar transistor (HBT) having an improved emitter-base junction |
6756615, | Apr 05 2002 | Kabushiki Kaisha Toshiba | Heterojunction bipolar transistor and its manufacturing method |
6759697, | Sep 11 2000 | Pannova Semic, LLC | Heterojunction bipolar transistor |
6764918, | Dec 02 2002 | DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT | Structure and method of making a high performance semiconductor device having a narrow doping profile |
6794237, | Dec 27 2001 | Texas Instruments Incorporated | Lateral heterojunction bipolar transistor |
6797578, | May 13 2003 | Newport Fab, LLC | Method for fabrication of emitter of a transistor and related structure |
6806513, | Oct 08 2002 | WJ COMMUNICATIONS, INC | Heterojunction bipolar transistor having wide bandgap material in collector |
6861323, | Feb 21 2003 | Microchip Technology Incorporated | Method for forming a SiGe heterojunction bipolar transistor having reduced base resistance |
6861324, | Jun 15 2001 | Maxim Integrated Products, Inc | Method of forming a super self-aligned hetero-junction bipolar transistor |
6870204, | Nov 21 2001 | ASTRALUX, INC | Heterojunction bipolar transistor containing at least one silicon carbide layer |
7183576, | Apr 20 2001 | GLOBALFOUNDRIES Inc | Epitaxial and polycrystalline growth of Si1-x-yGexCy and Si1-yCy alloy layers on Si by UHV-CVD |
20020117657, | |||
20020135761, | |||
20020149033, | |||
20020155670, | |||
20030022528, | |||
20030122154, | |||
20030162370, | |||
20030203583, | |||
20040123882, | |||
20040188802, | |||
20040256635, | |||
WO7056030, |
Date | Maintenance Fee Events |
Feb 13 2009 | ASPN: Payor Number Assigned. |
Apr 23 2012 | M1551: Payment of Maintenance Fee, 4th Year, Large Entity. |
Apr 06 2016 | M1552: Payment of Maintenance Fee, 8th Year, Large Entity. |
Mar 17 2020 | M1553: Payment of Maintenance Fee, 12th Year, Large Entity. |
Date | Maintenance Schedule |
Oct 21 2011 | 4 years fee payment window open |
Apr 21 2012 | 6 months grace period start (w surcharge) |
Oct 21 2012 | patent expiry (for year 4) |
Oct 21 2014 | 2 years to revive unintentionally abandoned end. (for year 4) |
Oct 21 2015 | 8 years fee payment window open |
Apr 21 2016 | 6 months grace period start (w surcharge) |
Oct 21 2016 | patent expiry (for year 8) |
Oct 21 2018 | 2 years to revive unintentionally abandoned end. (for year 8) |
Oct 21 2019 | 12 years fee payment window open |
Apr 21 2020 | 6 months grace period start (w surcharge) |
Oct 21 2020 | patent expiry (for year 12) |
Oct 21 2022 | 2 years to revive unintentionally abandoned end. (for year 12) |