A method and system for a configurable vcc reference and Vss reference differential current mode transmitter is described. The system includes a Vss reference differential current mode driver, a vcc reference differential current mode driver coupled to the Vss reference current mode driver, and a controller circuit coupled to the Vss reference differential current mode driver and the vcc reference differential current mode driver to select between the Vss reference differential current mode driver and the vcc reference differential current mode driver based on a type of transmission interface.

Patent
   7446572
Priority
Jun 27 2005
Filed
Jun 27 2005
Issued
Nov 04 2008
Expiry
Apr 27 2027
Extension
669 days
Assg.orig
Entity
Large
0
4
all paid
1. A method comprising:
determining a type of transmission interface for transmitting a signal;
selecting between a Vss reference differential current mode driver and a vcc reference differential current mode driver of a combination transmitter based on the type of transmission interface; and
transmitting the signal via the selected differential current mode driver of the combination transmitter.
7. A transmitter circuit comprising:
a Vss reference differential current mode driver;
a vcc reference differential current mode driver coupled to the Vss reference current mode driver; and
a controller circuit coupled to the Vss reference differential current mode driver and the vcc reference differential current mode driver to select between the Vss reference differential current mode driver and the vcc reference differential current mode driver based on a type of transmission interface.
14. A system comprising:
a first memory including a first receiver with a Vss reference interface;
a second memory including a second receiver with a vcc reference interface; and
a controller chip coupled to the first memory and the second memory, wherein the controller chip includes:
a Vss reference differential current mode driver to transmit a signal to the first receiver;
a vcc reference differential current mode driver coupled to the Vss reference current mode driver to transmit a signal to the second receiver; and
a controller circuit coupled to the Vss reference differential current mode driver and the vcc reference differential current mode driver to select between the Vss reference differential current mode driver and the vcc reference differential current mode driver.
2. The method of claim 1, wherein determining a type of transmission interface for transmitting a signal comprises determining whether the transmission interface is a Vss reference interface or a vcc reference interface.
3. The method of claim 1, wherein selecting between a Vss reference differential current mode driver and a vcc reference differential current mode driver comprises enabling a control bit to select a differential current mode driver.
4. The method of claim 1, wherein transmitting the signal via the selected differential current mode driver comprises transmitting a Vss reference signal via the Vss differential current mode driver when the Vss differential current mode driver is selected and transmitting a vcc reference signal via the vcc differential current mode driver when the vcc differential current mode driver is selected.
5. The method of claim 1, wherein determining a type of transmission interface for transmitting a signal comprises determining an interface type of a receiver for receiving the transmitted signal.
6. The method of claim 1, wherein selecting between a Vss reference differential current mode driver and a vcc reference differential current mode driver based on the type of transmission interface comprises switching between the Vss reference differential current mode driver and the vcc reference differential current mode driver based on the type of transmission interface.
8. The transmitter circuit of claim 7, wherein the Vss reference differential current mode driver is a PMOS differential current mode driver.
9. The transmitter circuit of claim 7, wherein the vcc reference differential current mode driver is a NMOS differential current mode driver.
10. The transmitter circuit of claim 7, wherein the controller circuit to select between the Vss reference differential current mode driver and the vcc reference differential current mode driver comprises the controller circuit to switch between the Vss reference differential current mode driver and the vcc reference differential current mode driver.
11. The transmitter circuit of claim 7, wherein the Vss reference differential current mode driver to transmit a signal to a receiver with a Vss reference interface.
12. The transmitter circuit of claim 11, wherein the vcc reference differential current mode driver to transmit a signal to a receiver with a vcc reference interface.
13. The transmitter circuit of claim 12, wherein the controller circuit to select between the Vss reference differential current mode driver and the vcc reference differential current mode driver comprises the controller circuit to determine whether a receiver for receiving the transmitted signal has a Vss reference interface or a vcc reference interface and to select between the Vss reference differential current mode driver and the vcc reference differential current mode driver based on whether the receiver has a Vss reference interface or a vcc reference interface.
15. The system of claim 14, wherein the Vss reference differential current mode driver and the vcc reference differential current mode driver are part of a combination transmitter of the controller chip.
16. The system of claim 15, wherein the combination transmitter transmits a Vss reference signal via the Vss reference differential current mode driver when the transmitted signal is to be sent to the first receiver.
17. The system of claim 15, wherein the combination transmitter transmits a vcc reference signal via the vcc reference differential current mode driver when the transmitted signal is to be sent to the second receiver.
18. The system of claim 14, further comprising a microprocessor coupled to the controller chip to send transmission data to the controller chip.
19. The system of claim 14, wherein the Vss reference differential current mode driver is a PMOS differential current mode driver.
20. The system of claim 14, wherein the vcc reference differential current mode driver is a NMOS differential current mode driver.

Embodiments of the invention relate to chipset interface transmitters, and more specifically to a configurable Vcc reference and Vss reference differential current mode transmitter.

A chipset interface transmitter connects to an interface link of a receiver, such as in a memory. Typically, the single chipset interface transmitter is designed to interface with one specific type of interface link. A different chipset interface transmitter is used to connect to each different type of interface link. When there are multiple types of interface links, for example to connect to different memories, multiple chipset interface transmitters on multiple chips must be used.

The invention is illustrated by way of example, and not by way of limitation, in the figures of the accompanying drawings in which like reference numerals refer to similar elements.

FIG. 1 is a block diagram illustrating a system incorporating one embodiment of the invention.

FIG. 2 is a block diagram illustrating a combination transmitter according to one embodiment of the invention.

FIG. 3 is a flow diagram illustrating a method according to an embodiment of the invention.

Embodiments of a system and method for a configurable Vcc reference and Vss reference differential current mode transmitter are described. In the following description, numerous specific details are set forth. However, it is understood that embodiments of the invention may be practiced without these specific details. In other instances, well-known circuits, structures and techniques have not been shown in detail in order not to obscure the understanding of this description.

Reference throughout this specification to “one embodiment” or “an embodiment” means that a particular feature, structure, or characteristic described in connection with the embodiment is included in at least one embodiment of the invention. Thus, the appearances of the phrases “in one embodiment” or “in an embodiment” in various places throughout this specification are not necessarily all referring to the same embodiment. Furthermore, the particular features, structures, or characteristics may be combined in any suitable manner in one or more embodiments.

Referring to FIG. 1, a block diagram illustrates a system 100 according to one embodiment of the invention. Those of ordinary skill in the art will appreciate that the system 100 may include more components than those shown in FIG. 1. However, it is not necessary that all of these generally conventional components be shown in order to disclose an illustrative embodiment for practicing the invention.

System 100 includes a controller chip 102 to interface between a microprocessor 104 and one or more memories, such as 106 and 108. Memories 106 and 108 each have a receiver, such as 110 and 112, respectively. Receivers 110 and 112 may have different interface requirements based on signaling and electrical requirements. For example, receiver 110 may have a Vss reference interface requirement and receiver 112 may have a Vcc reference interface requirement. In one embodiment, Vcc is the power supply voltage and Vss is the chip ground voltage. Other names may be used, such as using Vdd instead of Vcc. In one embodiment, the Vss reference interface is a fully buffer DIMM (FBD) interface. The controller chip 102 has a combination transmitter 120 that can interface with any of such receivers 110 and 112 and is capable of toggling between a Vss reference interface and a Vcc reference interface to meet the interface requirements of the receiver. The toggling between any two different types of interface specifications is controlled by a controller circuit 116. When the Vss reference interface is selected, data 118 received by the combination transmitter 120 may be transmitted via Vss reference output signals, such as 126 and 128, to a receiver with a Vss reference interface requirement, such as receiver 110. When the Vcc reference interface is selected, data 118 received by the combination transmitter 120 may be transmitted via Vcc reference output signals, such as 136 and 138, to a receiver with a Vcc reference interface requirement, such as receiver 112.

FIG. 2 is a block diagram illustrating a combination transmitter 220 according to one embodiment of the invention. The combination transmitter 220 includes a NMOS differential current mode driver together with a PMOS differential current mode driver. The combination transmitter 220 uses a controller bit to enable or disable the Per-bias 222 and Ndrv-bias 224 and thus select between the Vcc reference driver and the Vss reference driver. As shown in FIG. 2, the Vss reference interface includes circuit elements 230-242. The Vcc reference interface includes circuit elements 250-262. When the Vss reference interface is selected, circuit elements 256 and 260 are disabled, and data 218 is transmitted with a voltage level of Vss to Voh through outputs 206 and 208 to a receiver with a Vss reference interface. When the Vcc reference interface is selected, circuit elements 238 and 242 are disabled, and data 218 is transmitted with a voltage level of Vcc to (Vcc−Voh) through outputs 206 and 208 to a receiver with a Vcc reference interface. For example, suppose that the Vss ground voltage is 0V, the Vcc power supply voltage is 1.5V, and the swing or Voh is 0.5V. Then, when the Vss reference interface is selected, the voltage level of output signals 206 and 208 would be from 0V to 0.5V. When the Vcc reference interface is selected, the voltage level of output signals 206 and 208 would be from 1.5V to 1V. In this way, the selectable combination transmitter is capable of interfacing with either a Vss reference interface requirement or a Vcc reference interface requirement.

FIG. 3 illustrates a method according to one embodiment of the invention. At 300, a type of transmission interface for transmitting a signal is determined. In one embodiment, a determination is made as to whether the transmission interface is a Vss reference interface or a Vcc reference interface. In one embodiment, a determination is made as to the interface type of a receiver for receiving the transmitted signal. At 302, a selection is made between a Vss reference differential current mode driver and a Vcc reference differential current mode driver of a combination transmitter based on the type of transmission interface. In one embodiment, a control bit is enabled or disabled to select either the Vss reference differential current mode driver or the Vcc reference differential current mode driver. At 304 , a signal is transmitted via the selected differential current mode driver of the combination transmitter. A Vss reference signal may be transmitted via the Vss reference differential current mode driver when the Vss reference differential current mode driver is selected. A Vcc reference signal may be transmitted via the Vcc reference differential current mode driver when the Vcc reference differential current mode driver is selected. In this way, different types of signals are transmitted based on the transmission interface requirements.

Thus, a method and system for a configurable Vcc reference and Vss reference differential current mode transmitter has been described. While the invention has been described in terms of several embodiments, those of ordinary skill in the art will recognize that the invention is not limited to the embodiments described, but can be practiced with modification and alteration within the spirit and scope of the appended claims. The description is thus to be regarded as illustrative instead of limiting.

To, Hing Y., McCall, James A., Sandhinti, Michael

Patent Priority Assignee Title
Patent Priority Assignee Title
6009488, Nov 07 1997 Microlinc, LLC Computer having packet-based interconnect channel
6037803, Dec 12 1997 U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT Integrated circuit having two modes of I/O pad termination
6218863, Apr 12 1999 Intel Corporation Dual mode input/output interface circuit
7245154, Mar 03 2005 Lattice Semiconductor Corporation Differential input receiver with programmable failsafe
////
Executed onAssignorAssigneeConveyanceFrameReelDoc
Jun 14 2005SANDHINTI, MICHAELIntel CorporationASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS 0167330923 pdf
Jun 15 2005MCCALL, JAMES A Intel CorporationASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS 0167330923 pdf
Jun 27 2005Intel Corporation(assignment on the face of the patent)
Jun 27 2005TO, HING Y Intel CorporationASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS 0167330923 pdf
Date Maintenance Fee Events
Apr 25 2012M1551: Payment of Maintenance Fee, 4th Year, Large Entity.
Apr 20 2016M1552: Payment of Maintenance Fee, 8th Year, Large Entity.
Apr 23 2020M1553: Payment of Maintenance Fee, 12th Year, Large Entity.


Date Maintenance Schedule
Nov 04 20114 years fee payment window open
May 04 20126 months grace period start (w surcharge)
Nov 04 2012patent expiry (for year 4)
Nov 04 20142 years to revive unintentionally abandoned end. (for year 4)
Nov 04 20158 years fee payment window open
May 04 20166 months grace period start (w surcharge)
Nov 04 2016patent expiry (for year 8)
Nov 04 20182 years to revive unintentionally abandoned end. (for year 8)
Nov 04 201912 years fee payment window open
May 04 20206 months grace period start (w surcharge)
Nov 04 2020patent expiry (for year 12)
Nov 04 20222 years to revive unintentionally abandoned end. (for year 12)