A method and system for a configurable vcc reference and Vss reference differential current mode transmitter is described. The system includes a Vss reference differential current mode driver, a vcc reference differential current mode driver coupled to the Vss reference current mode driver, and a controller circuit coupled to the Vss reference differential current mode driver and the vcc reference differential current mode driver to select between the Vss reference differential current mode driver and the vcc reference differential current mode driver based on a type of transmission interface.
|
1. A method comprising:
determining a type of transmission interface for transmitting a signal;
selecting between a Vss reference differential current mode driver and a vcc reference differential current mode driver of a combination transmitter based on the type of transmission interface; and
transmitting the signal via the selected differential current mode driver of the combination transmitter.
7. A transmitter circuit comprising:
a Vss reference differential current mode driver;
a vcc reference differential current mode driver coupled to the Vss reference current mode driver; and
a controller circuit coupled to the Vss reference differential current mode driver and the vcc reference differential current mode driver to select between the Vss reference differential current mode driver and the vcc reference differential current mode driver based on a type of transmission interface.
14. A system comprising:
a first memory including a first receiver with a Vss reference interface;
a second memory including a second receiver with a vcc reference interface; and
a controller chip coupled to the first memory and the second memory, wherein the controller chip includes:
a Vss reference differential current mode driver to transmit a signal to the first receiver;
a vcc reference differential current mode driver coupled to the Vss reference current mode driver to transmit a signal to the second receiver; and
a controller circuit coupled to the Vss reference differential current mode driver and the vcc reference differential current mode driver to select between the Vss reference differential current mode driver and the vcc reference differential current mode driver.
2. The method of
3. The method of
4. The method of
5. The method of
6. The method of
8. The transmitter circuit of
9. The transmitter circuit of
10. The transmitter circuit of
11. The transmitter circuit of
12. The transmitter circuit of
13. The transmitter circuit of
15. The system of
16. The system of
17. The system of
18. The system of
19. The system of
20. The system of
|
|||||||||||||||||||||||||
Embodiments of the invention relate to chipset interface transmitters, and more specifically to a configurable Vcc reference and Vss reference differential current mode transmitter.
A chipset interface transmitter connects to an interface link of a receiver, such as in a memory. Typically, the single chipset interface transmitter is designed to interface with one specific type of interface link. A different chipset interface transmitter is used to connect to each different type of interface link. When there are multiple types of interface links, for example to connect to different memories, multiple chipset interface transmitters on multiple chips must be used.
The invention is illustrated by way of example, and not by way of limitation, in the figures of the accompanying drawings in which like reference numerals refer to similar elements.
Embodiments of a system and method for a configurable Vcc reference and Vss reference differential current mode transmitter are described. In the following description, numerous specific details are set forth. However, it is understood that embodiments of the invention may be practiced without these specific details. In other instances, well-known circuits, structures and techniques have not been shown in detail in order not to obscure the understanding of this description.
Reference throughout this specification to “one embodiment” or “an embodiment” means that a particular feature, structure, or characteristic described in connection with the embodiment is included in at least one embodiment of the invention. Thus, the appearances of the phrases “in one embodiment” or “in an embodiment” in various places throughout this specification are not necessarily all referring to the same embodiment. Furthermore, the particular features, structures, or characteristics may be combined in any suitable manner in one or more embodiments.
Referring to
System 100 includes a controller chip 102 to interface between a microprocessor 104 and one or more memories, such as 106 and 108. Memories 106 and 108 each have a receiver, such as 110 and 112, respectively. Receivers 110 and 112 may have different interface requirements based on signaling and electrical requirements. For example, receiver 110 may have a Vss reference interface requirement and receiver 112 may have a Vcc reference interface requirement. In one embodiment, Vcc is the power supply voltage and Vss is the chip ground voltage. Other names may be used, such as using Vdd instead of Vcc. In one embodiment, the Vss reference interface is a fully buffer DIMM (FBD) interface. The controller chip 102 has a combination transmitter 120 that can interface with any of such receivers 110 and 112 and is capable of toggling between a Vss reference interface and a Vcc reference interface to meet the interface requirements of the receiver. The toggling between any two different types of interface specifications is controlled by a controller circuit 116. When the Vss reference interface is selected, data 118 received by the combination transmitter 120 may be transmitted via Vss reference output signals, such as 126 and 128, to a receiver with a Vss reference interface requirement, such as receiver 110. When the Vcc reference interface is selected, data 118 received by the combination transmitter 120 may be transmitted via Vcc reference output signals, such as 136 and 138, to a receiver with a Vcc reference interface requirement, such as receiver 112.
Thus, a method and system for a configurable Vcc reference and Vss reference differential current mode transmitter has been described. While the invention has been described in terms of several embodiments, those of ordinary skill in the art will recognize that the invention is not limited to the embodiments described, but can be practiced with modification and alteration within the spirit and scope of the appended claims. The description is thus to be regarded as illustrative instead of limiting.
To, Hing Y., McCall, James A., Sandhinti, Michael
| Patent | Priority | Assignee | Title |
| Patent | Priority | Assignee | Title |
| 6009488, | Nov 07 1997 | Microlinc, LLC | Computer having packet-based interconnect channel |
| 6037803, | Dec 12 1997 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Integrated circuit having two modes of I/O pad termination |
| 6218863, | Apr 12 1999 | Intel Corporation | Dual mode input/output interface circuit |
| 7245154, | Mar 03 2005 | Lattice Semiconductor Corporation | Differential input receiver with programmable failsafe |
| Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
| Jun 14 2005 | SANDHINTI, MICHAEL | Intel Corporation | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 016733 | /0923 | |
| Jun 15 2005 | MCCALL, JAMES A | Intel Corporation | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 016733 | /0923 | |
| Jun 27 2005 | Intel Corporation | (assignment on the face of the patent) | / | |||
| Jun 27 2005 | TO, HING Y | Intel Corporation | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 016733 | /0923 |
| Date | Maintenance Fee Events |
| Apr 25 2012 | M1551: Payment of Maintenance Fee, 4th Year, Large Entity. |
| Apr 20 2016 | M1552: Payment of Maintenance Fee, 8th Year, Large Entity. |
| Apr 23 2020 | M1553: Payment of Maintenance Fee, 12th Year, Large Entity. |
| Date | Maintenance Schedule |
| Nov 04 2011 | 4 years fee payment window open |
| May 04 2012 | 6 months grace period start (w surcharge) |
| Nov 04 2012 | patent expiry (for year 4) |
| Nov 04 2014 | 2 years to revive unintentionally abandoned end. (for year 4) |
| Nov 04 2015 | 8 years fee payment window open |
| May 04 2016 | 6 months grace period start (w surcharge) |
| Nov 04 2016 | patent expiry (for year 8) |
| Nov 04 2018 | 2 years to revive unintentionally abandoned end. (for year 8) |
| Nov 04 2019 | 12 years fee payment window open |
| May 04 2020 | 6 months grace period start (w surcharge) |
| Nov 04 2020 | patent expiry (for year 12) |
| Nov 04 2022 | 2 years to revive unintentionally abandoned end. (for year 12) |