A light-emitting device comprises an active region configured to generate light in response to injected charge, and an n-type material layer and a p-type material layer, wherein at least one of the n-type material layer and the p-type material layer is doped with at least two dopants, at least one of the dopants having an ionization energy higher than the ionization energy level of the other dopant.
|
7. A light emitting device, comprising:
an active region configured to generate light;
an n-type tunnel junction layer;
a p-type tunnel junction layer; and
a tunnel junction between the tunnel junction layers, wherein an intentionally created defect in at least one of the n-type tunnel junction layer and the p-type tunnel junction layer in a vicinity of the tunnel junction creates a mid-bandgap energy state between a valence band in the p-type tunnel junction layer and the conduction band in the n-type tunnel junction layer.
1. A light-emitting device, comprising:
an active region configured to generate light in response to injected charge; and
an n-type material layer and a p-type material layer comprising a tunnel junction structure located to inject charge into the active region and including an n-type tunnel junction layer of a first semiconductor material, a p-type tunnel junction layer of a second semiconductor material and a tunnel junction between the tunnel junction layers, the p-type tunnel junction layer being doped with at least two p-type dopants, at least one of the p-type dopants having an ionization energy higher than the ionization energy of the other p-type dopant.
14. A light-emitting device, comprising:
an n-type material layer formed over a substrate;
a p-type material layer formed over the n-type material layer, the p-type material layer and the n-type material layer forming a p-n junction therebetween;
an n-type contact formed over the n-type material layer;
a p-type contact formed over the p-type material layer, wherein the p-type material layer is co-doped using magnesium and zinc, wherein the magnesium is located throughout the p-type material layer and wherein the zinc is located near a surface of the p-type material layer, resulting in a heavily co-doped region of the p-type material layer located directly under the p-type contact.
9. A light emitting device, comprising:
an active region configured to generate light;
an n-type tunnel junction layer;
a p-type tunnel junction layer;
a tunnel junction between the tunnel junction layers; and
an additional layer between the n-type tunnel junction layer and the p-type tunnel junction layer, wherein the additional layer has a bandgap substantially lower than a bandgap of the n-type tunnel junction layer and the p-type tunnel junction layer, in which the additional layer promotes tunneling from a valence band of the p-type tunnel junction layer to a conduction band of the n-type tunnel junction layer and in which the additional layer is chosen from a metal material and a semimetal material.
2. The light-emitting device of
3. The light-emitting device of
4. The light-emitting device of
5. The light-emitting device of
6. The light-emitting device of
8. The light emitting device of
10. The light-emitting device of
11. The light-emitting device of
12. The light-emitting device of
13. The light-emitting device of
15. The light-emitting device of
|
Semiconductor-based optoelectronic devices are used in optical communication systems and other systems.
Various materials have been used to fabricate optoelectronic light emitting devices. In one example, group III and group V elements are combined in various compositions to form layers. One of the material systems that use group III and group V elements is referred to as the gallium nitride (GaN) material system. Typically, layers of group III-V elements are formed to fabricate a semiconductor optoelectronic device. These devices typically include a region referred to as a p-n junction. One or more p-n junctions may form part of a semiconductor optoelectronic device.
For optoelectronic devices formed using the GaN material system, the contact resistance of the p-type material is typically relatively high compared to the contact resistance of the n-type material. Further, the mobility of holes in the p-type material is typically lower than the mobility of electrons in the n-type material. This results in a high series resistance on the p side of a GaN device. A high series resistance elevates the operating voltage of the device and causes the generation of heat, which typically degrades the performance of the device.
One way to minimize the series resistance on the p-side of an optoelectronic device is to incorporate a tunnel junction into the device. When reverse biased, a tunnel junction promotes the flow of electrons from the p-type material to the n-type material, enabling contact to be made to n-type material, thus minimizing contact resistance. In such a device, the amount of p-type material can be minimized, thus minimizing series resistance, and lowering the operating voltage of the device. To achieve maximum benefit from a tunnel junction, the voltage drop across the tunnel junction is typically minimized.
Structures for reducing operating voltage in a semiconductor device are disclosed. Co-doping one or more tunnel junction material layers with a dopant having an ionization energy higher than the ionization energy of the other dopant reduces the operating voltage of a semiconductor device. Introducing a defect at the interface of two tunnel junction layers also reduces the operating voltage in a semiconductor device by creating a mid-gap energy state to promote tunneling. Introducing an additional material layer at the interface of two tunnel junction layers also reduces the operating voltage in a semiconductor device by creating a mid-gap energy state to promote tunneling.
Embodiments in accordance with the invention can be better understood with reference to the following drawings. The components in the drawings are not necessarily to scale, emphasis instead being placed upon clearly illustrating the principles of the present invention. Moreover, in the drawings, like reference numerals designate corresponding parts throughout the several views.
Embodiments in accordance with the invention are based on the realization that deep acceptor and donor level doping, while having a minimal impact in the bulk semiconductor material, significantly improves the conductivity of the semiconductor material when ionized in the depletion region of a tunnel junction or an ohmic contact. Magnesium is typically used as a p-type dopant and silicon is typically used as an n-type dopant in Group III-V nitride materials. However, additional dopants with a higher ionization energy, or activation, energy (i.e., a “deeper” impurity) will become ionized in the depletion region, appreciably reducing the width of the depletion region, and therefore reducing the operating voltage of a semiconductor device.
In an embodiment in accordance with the invention, the voltage drop of a tunnel junction is lowered by forming the tunnel junction structure of a p-type tunnel junction layer and an n-type tunnel junction layer of semiconductor materials doped to reduce the width of the depletion region between the valence band energy of the material of the p-type tunnel junction layer and the conduction band energy of the material of the n-type tunnel junction layer. Reducing the width of the depletion region decreases the energy barrier between the valence band energy of the material of the p-type tunnel junction layer and the conduction band energy of the material of the n-type tunnel junction layer and increases the tunneling probability at a given reverse bias, and, hence, reduces the voltage drop across the tunnel junction for a given current through the tunnel junction. The difference between the valence band energy of the material of the p-type tunnel junction layer and the conduction band energy of the material of the n-type tunnel junction layer is reduced by co-doping the material of the p-type tunnel junction layer with a dopant having deep acceptor levels and high ionization energy in the valence band. The co-doping of one or more layers may occur simultaneously, in which the dopants are evenly distributed throughout the material layer, or the co-doping may occur sequentially, in which a portion of a material layer is first doped with a primary dopant and a subsequent portion of a material layer is doped with a secondary, or co-dopant.
In the case of a p-type contact, co-doping the material of the p-type layer that is in contact with the metal contact material lowers the resistance between the p-type material and the metal contact, thus reducing the operating voltage of the device.
In an embodiment in accordance with the invention, the operating voltage of a semiconductor device is reduced by introducing a co-dopant to the p-type material, and/or to the n-type material. The co-dopant has a higher activation energy and an energy level that is deeper than the activation energy of the primary dopant. For p-type materials, embodiments in accordance with the invention add a dopant such as zinc (Zn), calcium (Ca), beryllium (Be), or cadmium (Cd) to the typical magnesium (Mg) dopant. For n-type material, embodiments in accordance with the invention add a dopant such as selenium (Se), tellurium (Te) oxygen, (O), sulfur (S) or tin (Sn) to the conventional silicon (Si) dopant. Dopants such as zinc, calcium, beryllium and cadmium have higher activation energy and significantly deeper acceptor levels than magnesium, and typically do not significantly affect the doping levels in the bulk material. Similarly, dopants such as selenium, tellurium, oxygen, sulfur and tin have deeper donor levels than silicon and do not affect the bulk n-type doping.
However, these secondary dopants become ionized in the depletion region occurring at a semiconductor surface or interface, thus lowering the resistance of contacts and tunnel junctions. Reducing the width of the depletion region effectively lowers the resistance of contacts and tunnel junctions. Reducing the width of the depletion region lowers the operating voltage of the device in which the material layers are co-doped with a dopant having deep acceptor and donor levels.
Embodiments in accordance with the invention also reduce the operating voltage of a semiconductor device by introducing a defect in the vicinity of a p-type material layer and an n-type material layer of a tunnel junction. The defect creates a mid-bandgap energy state that promotes tunneling to reduce the operating voltage of a semiconductor device.
Embodiments in accordance with the invention also reduce the operating voltage of a semiconductor device by introducing an additional layer between the n-type material layer and p-type material layer of a tunnel junction. The material of the additional layer has a bandgap substantially lower than the bandgap of the n-type tunnel junction layer and the p-type tunnel junction layer and promotes tunneling to reduce the operating voltage of a semiconductor device.
As used herein, the term co-doping refers to a semiconductor material layer that includes at least two dopants. The two dopants may be simultaneously applied when the material layer is formed, or the at least two dopants may be added sequentially, in which a first dopant is added to a portion of a semiconductor material layer and a second dopant is added to a subsequent portion of the semiconductor materiel layer.
An embodiment in accordance with the invention reduces the voltage drop across a tunnel junction formed having at least one layer that is co-doped with a deep acceptor level dopant. In this embodiment, a tunnel junction structure is provided in which the probability of tunneling is significantly increased at a lower voltage than otherwise obtainable by doping at least one of the tunnel junction layers with a co-dopant having a deep acceptor level. Specifically, the energy difference between the valence band of the material of the p-type tunnel junction layer and the conduction band of the n-type tunnel junction layer is reduced by adding a co-dopant, such as zinc, calcium, beryllium or cadmium to, in this example, the typical p-type dopant of magnesium. In another embodiment in accordance with the invention, the aforementioned co-doping is performed on a p-type material layer that is in contact with an ohmic contact. Doping the p-type material layer that is in contact with an ohmic contact with a co-dopant, such as zinc, calcium, beryllium or cadmium, in addition to the typical magnesium dopant, reduces the contact resistance, and therefore, the operating voltage of the device.
Another embodiment in accordance with the invention reduces the voltage drop across a tunnel junction by forming a crystal defect in the material at the tunnel junction. In another embodiment in accordance with the invention, an epitaxial metal or semi-metal layer having a bandgap substantially lower than a bandgap of the n-type tunnel junction layer and the p-type tunnel junction layer, is formed at the interface of the n-type tunnel junction layer and the p-type tunnel junction layer to promote tunneling through the tunnel junction. The defect or metallic interlayer creates a mid-bandgap state that promotes tunneling from the valence band of the material of the p-type tunnel junction layer to the conduction band of the n-type tunnel junction layer through a capture and emission process.
With respect to the valence band of gallium nitride, the dopant ionization energy, also referred to as the activation energy or the energy level (Ea) of magnesium is approximately 180 milli-electronvolts (meV), illustrated as d1 in
A buffer layer 202 is formed over a sapphire substrate 201. In an embodiment in accordance with the invention, the buffer layer 202 can be formed of gallium nitride at a relatively low growth temperature of approximately 500-800 degrees C. An n-type layer 204 of gallium nitride is formed over the buffer layer 202. In an embodiment in accordance with the invention, the gallium nitride layer 204 is approximately 3 micrometers (um) thick. An active region 210 comprising alternating layers of indium gallium nitride quantum well layers and gallium nitride barrier layers is formed over the layer 204. The active region may contain one or more quantum wells, and in this example, includes 4 quantum wells.
A p-type layer 206 is formed of aluminum gallium nitride over the active region 210. The layer 206 is approximately 30 nanometers (nm) thick. A gallium nitride layer 208 is formed over the layer 206. The layer 208 is approximately 100-1000 nm thick.
A tunnel junction structure 220 comprising p-type tunnel junction layer 212 and n-type tunnel junction layer 214 is formed over the layer 208. The p-type tunnel junction layer 212 and the n-type tunnel junction layer 214 form a tunnel junction 216. In an embodiment in accordance with the invention, the p-type tunnel junction layer 212 is formed using gallium nitride or gallium indium nitride and is approximately 10 nm thick. The p-type tunnel junction layer 212 is doped using a combination of magnesium and another dopant that has an ionization energy higher than magnesium and an acceptor level deeper than that of magnesium. In this example, the p-type tunnel junction layer 212 is co-doped with magnesium and zinc. However, the p-type tunnel junction layer 212 may be co-doped with other elements, or combinations of elements including, for example, calcium and beryllium. By co-doping the p-type tunnel junction layer 212 with magnesium and zinc, a locally greater acceptor concentration will be present in the p-type tunnel junction layer 212. Consequently, as will be described below, the depletion width is reduced compared to doping with magnesium alone. When the device 200 is reverse biased, the deep doping acceptor level provided by the zinc will thereby promote tunneling from the valence band of the p-type tunnel junction layer 212 to the conduction band of the n-type tunnel junction layer 214.
Typically, dopants are added to the material layers as the material layers are formed. In an embodiment in accordance with the invention, magnesium and zinc are added to the p-type tunnel junction layer 212 when it is formed. As an example, magnesium may be added throughout the growth of the p-type tunnel junction layer 212 with zinc being added toward the end of the growth of the p-type tunnel junction layer 212, so that a heavily co-doped region is present on the surface of the p-type tunnel junction layer 212 that directly contacts the n-type tunnel junction layer 214.
The n-type tunnel junction layer 214 is formed using gallium nitride or gallium indium nitride and is approximately 10 nm thick. The n-type tunnel junction layer 214 can be conventionally doped, or can be doped using a combination of silicon and another dopant that has a donor level deeper than the donor level of silicon. If the n-type tunnel junction layer 212 is to be co-doped, the n-type tunnel junction layer 212 can be co-doped with silicon and oxygen. However, the n-type tunnel junction layer 214 may be co-doped with other elements, or combinations of elements including, for example, selenium, tellurium, sulfur and tin. Alternatively, other impurities, such as carbon or germanium may be used as co-dopants. An n-type top layer 222 is formed of gallium nitride approximately 0.5 um thick over the n-type tunnel junction layer 214. An n-type contact layer 224 is formed of gallium nitride approximately 50 nm thick over the top layer 222. An n-type contact 226 is formed on the contact layer 224 and an n-type contact 228 is formed by etching down to layer 204.
While
The tunneling distance between the valence band 304 of the p-type tunnel junction layer 212 and the conduction band 302 of the n-type tunnel junction layer 214 when doped using only magnesium is shown as the distance d3, and illustrated using arrow 316. When the p-type tunnel junction layer 212 is co-doped with magnesium and zinc, the tunneling distance between the valence band 304 of the p-type tunnel junction layer 212 and the conduction band 302 of the n-type tunnel junction layer 214 is reduced to distance d4, illustrated using arrow 318. Reducing the distance through which an electron must tunnel from the valence band 304 of the p-type tunnel junction layer 212 to the conduction band 302 of the n-type tunnel junction layer 214 reduces the voltage drop across the tunnel junction 220 and reduces the overall operating voltage of the semiconductor device.
Co-doping the p-type tunnel junction layer 212 and the n-type tunnel junction layer 214 thus minimizes the width of the depletion region and increases tunneling probability. This reduces the overall operating voltage of the device.
An n-type contact 406 is formed over the n-type material layer 402 and a p-type contact 408 is formed over the p-type material layer 404. As stated above, due to the high contact resistance of p-type material formed in the gallium nitride material system, and due to the low mobility of holes, it is generally desirable to minimize the amount of p-type material in a semiconductor device. However, in many instances, it is still necessary to have a p-type contact. In accordance with an embodiment of the invention, the p-type material layer 404 is co-doped using magnesium and zinc. In one embodiment, the semiconductor device 400 is formed using metal-organic chemical vapor deposition (MOCVD), also referred to as organo-metallic vapor phase epitaxy (OMVPE). Using MOCVD, chemical precursors are processed to release their constituent elements. The elements are vaporized and transported using a carrier gas to form atomic layers on a substrate. Many layers, of varying composition, are formed to create a semiconductor device. Alternatively, the semiconductor device 400 can be formed using molecular beam epitaxy (MBE) or another process.
Typically, dopants are added to the material layers as the material layers are formed. In an embodiment in accordance with the invention, magnesium and zinc are added to the p-type material layer 404 when it is formed. As an example, magnesium may be added throughout the growth of the p-type material layer 404 with zinc being added toward the end of the growth of the p-type material layer, so that a heavily co-doped region is present on the surface of the p-type material layer 404 directly under the p-type contact 408.
A heavily co-doped region of the p-type material layer 404 in contact with the p-type contact 408 significantly reduces the contact resistance between the p-type material layer 404 and the metal of the p-type contact 408. In this manner, the width of the depletion region at the junction of the p-type material layer 404 and the p-type contact 408 is smaller than if conventional doping were employed. The reduced width of the depletion region increases the tunneling probability between the p-type material layer 404 and the p-type contact 408, thus reducing the overall operating voltage of the device.
The tunneling distance between the valence band 504 of the p-type material layer 404 and the conduction band 502 (i.e., the p-type contact 408) when doped using only magnesium is shown as the distance illustrated using arrow 516. When the p-type material layer 404 is co-doped with magnesium and zinc, the tunneling distance between the valence band 504 of the p-type material layer 404 and the p-type contact 408 is reduced to the distance illustrated using arrow 518. Reducing the distance through which an electron must tunnel from the valence band 504 of the p-type material layer 404 to the p-type contact 408 reduces the contact resistance, and therefore, the operating voltage of the semiconductor device. Co-doping the p-type material layer 404 thus minimizes the width of the depletion region and increases tunneling probability. This reduces the overall operating voltage of the device.
Further, the creation of a mid-gap energy state using a defect 610 can be combined with the above-described co-doping to further promote tunneling and further lower the operating voltage of a semiconductor device.
A buffer layer 702 is formed over a sapphire substrate 701. In an embodiment in accordance with the invention, the buffer layer 702 can be formed of gallium nitride at a relatively low growth temperature of approximately 500-800 degrees C. An n-type layer 704 of gallium nitride is formed over the buffer layer 702. In an embodiment in accordance with the invention, the gallium nitride layer 704 is approximately 3 micrometers (um) thick. An active region 710 comprising alternating layers of indium gallium nitride quantum well layers and gallium nitride barrier layers is formed over the layer 704. The active region may contain one or more quantum wells, and in this example, includes 4 quantum wells.
A p-type layer 706 is formed of aluminum gallium nitride over the active region 710. The layer 706 is approximately 30 nanometers (nm) thick. A gallium nitride layer 708 is formed over the layer 706. The layer 708 is approximately 100-1000 nm thick.
A tunnel junction structure 720 comprising p-type tunnel junction layer 712, an additional layer 730 and n-type tunnel junction layer 714 is formed over the layer 708. The p-type tunnel junction layer 712 and the n-type tunnel junction layer 714 form a tunnel junction 716. In this embodiment in accordance with the invention, the additional layer 730, also referred to as an interlayer, is a metal material or a semi-metal material and is formed to a thickness of approximately 1 nm. The additional layer 730 has a bandgap that is substantially lower than the bandgap of the p-type tunnel junction layer 712 and the n-type tunnel junction layer 714 and is preferably compatible with gallium nitride. Examples of materials suitable for the additional layer 730 include, but are not limited to, indium nitride (InN), indium arsenide (InAs) and indium antimonide (InSb). In addition, a semi-metal material comprising a rare-earth group V material, such as erbium arsenide (ErAs), or another rare-earth arsenide, phosphide, antimonide, or nitride may also be suitable.
In this embodiment, the p-type tunnel junction layer 712 is formed using gallium nitride or gallium indium nitride and is approximately 10 nm thick. The p-type tunnel junction layer 712 can be doped using only magnesium, or can be doped using a combination of magnesium and another dopant that has an ionization energy and an acceptor level deeper than that of magnesium. In this example, the p-type tunnel junction layer 712 is doped with magnesium. However, the p-type tunnel junction layer 712 may be co-doped with other elements, or combinations of elements including, for example, zinc, calcium, beryllium and cadmium. The additional material layer 730 creates a mid-gap energy state and promotes tunneling from the valence band of the p-type material to the conduction band of the n-type material when the device 700 is reverse biased. The additional layer 730 may have a bandgap of approximately of 0.9 eV if formed using indium nitride and a bandgap of approximately 0.1-0.2 eV if formed using erbium arsenide. The p-type tunnel junction layer 712 and the n-type tunnel junction layer 714 may have a bandgap on the order of 3.4 eV if formed using gallium nitride. Depending on material composition, the additional material layer 730 may have a bandgap between approximately 0.9 eV and 3.4 eV. The lower bandgap of the additional layer 730, compared to the bandgap of the tunnel junction layers 712 and 714, creates a mid-gap energy state and promotes tunneling from the valence band of the p-type material to the conduction band of the n-type material when the device 700 is reverse biased.
The n-type tunnel junction layer 714 is formed using gallium nitride or gallium indium nitride and is approximately 10 nm thick. The n-type tunnel junction layer 714 can be conventionally doped, or can be doped using a combination of silicon and another dopant that has a donor level deeper than that of silicon. If the n-type tunnel junction layer 712 is to be co-doped, the n-type tunnel junction layer 712 can be co-doped with silicon and oxygen. However, the n-type tunnel junction layer 714 may be co-doped with other elements, or combinations of elements including, for example, selenium, tellurium, sulfur and tin, as described above. An n-type top layer 722 is formed of gallium nitride approximately 0.5 um thick over the n-type tunnel junction layer 714. An n-type contact layer 724 is formed of gallium nitride approximately 50 nm thick over the top layer 722. An n-type contact 726 is formed on the contact layer 724 and an n-type contact 728 is formed by etching down to layer 704.
While
Further, the creation of a mid-gap energy state using an additional layer 730 can be combined with the above-described co-doping to further promote tunneling and lower the operating voltage of a semiconductor device.
The primary and secondary dopants can be simultaneously added to the semiconductor material layer when it is grown, resulting in a uniform, distribution of dopant throughout the layer. Alternatively, the primary and secondary dopants can be added sequentially so that a first portion of a semiconductor material layer is doped with the primary dopant and a second portion of the semiconductor material layer is doped with the secondary dopant. Alternatively, the primary and secondary dopants can be added to the semiconductor material layer in various proportions throughout the thickness of the layer.
In block 906, an n-type tunnel junction layer of a second semiconductor material is formed juxtaposed to the p-type tunnel junction layer. The n-type tunnel junction layer and the p-type tunnel junction layer collectively form a tunnel junction. Either or both of the first semiconductor material and the second semiconductor material include a primary dopant and a secondary dopant. The second semiconductor material of the n-type tunnel junction layer may be doped with a primary dopant, such as silicon (Si) and a secondary, or co-dopant, having a higher dopant ionization energy and a deeper donor level than the primary dopant. In this example, the co-dopant can be chosen from selenium (Se), tellurium (Te) sulfur (S), tin (Sn) and oxygen (O). The dopant is supplied at the time that the layer is grown. When fabricated using MOCVD, gaseous or molecular compounds, such as hydrogen selenide (H2Se), diethyl- or dimethyltelluride, hydrogen sulfide (H2S), tetraethyltin, oxygen (O2) or water are used as precursors. When fabricated using molecular beam epitaxy (MBE), solid or gaseous elemental materials are used as for the primary and secondary dopants.
Either the p-type tunnel junction layer or the n-type tunnel junction layer can be grown lattice-matched or pseudomorphically or otherwise applied to the juxtaposed layer. Layers of additional materials may be grown or otherwise applied upon the tunnel junction layer remote from the substrate.
This disclosure describes the invention in detail using illustrative embodiments in accordance with the invention. However, it is to be understood that the invention defined by the appended claims is not limited to the precise embodiments described.
Lester, Steven D., Bour, David P., Miller, Jeffrey N., Robbins, Virginia M.
Patent | Priority | Assignee | Title |
11233166, | Feb 05 2014 | CACTUS MATERIALS, INC | Monolithic multijunction power converter |
11271122, | Sep 27 2017 | CACTUS MATERIALS, INC | Short wavelength infrared optoelectronic devices having a dilute nitride layer |
8314415, | Jul 09 2007 | OSRAM OLED GmbH | Radiation-emitting semiconductor body |
Patent | Priority | Assignee | Title |
4131904, | Jun 29 1977 | RCA Corporation | Degradation resistance of semiconductor electroluminescent devices |
4223336, | Mar 14 1978 | Microwave Semiconductor Corp. | Low resistivity ohmic contacts for compound semiconductor devices |
5825052, | Aug 26 1994 | Rohm Co., Ltd. | Semiconductor light emmitting device |
6686610, | Dec 27 2001 | EPISTAR CORPORATION | Light emitting diode |
6878975, | Feb 08 2002 | BROADCOM INTERNATIONAL PTE LTD | Polarization field enhanced tunnel structures |
7034331, | Sep 12 2002 | Agilent Technologies, Inc. | Material systems for semiconductor tunnel-junction structures |
7078256, | Mar 18 2004 | SAMSUNG ELECTRONICS CO , LTD | Nitride semiconductor LED improved in lighting efficiency and fabrication method thereof |
20060284192, | |||
EP1194379, | |||
EP8064869, | |||
EP11186601, | |||
EP1221723, | |||
EP2005123476, | |||
JP11186601, | |||
JP1194379, | |||
JP2005123476, | |||
JP864869, | |||
WO2005004244, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Aug 05 2005 | LESTER, STEVEN D | Agilent Technologies, Inc | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 017141 | /0988 | |
Aug 12 2005 | ROBBINS, VIRGINIA M | Agilent Technologies, Inc | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 017141 | /0988 | |
Aug 12 2005 | MILLER, JEFFREY N | Agilent Technologies, Inc | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 017141 | /0988 | |
Aug 12 2005 | BOUR, DAVID P | Agilent Technologies, Inc | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 017141 | /0988 | |
Aug 15 2005 | Avago Technologies ECBU IP (Singapore) Pte. Ltd. | (assignment on the face of the patent) | / | |||
Dec 01 2005 | Agilent Technologies, Inc | AVAGO TECHNOLOGIES GENERAL IP SINGAPORE PTE LTD | CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNEE NAME PREVIOUSLY RECORDED AT REEL: 017206 FRAME: 0666 ASSIGNOR S HEREBY CONFIRMS THE ASSIGNMENT | 038632 | /0662 | |
Dec 01 2005 | Agilent Technologies, Inc | AVAGO TECHNOLOGIES GENERAL IP PTE LTD | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 017206 | /0666 | |
Jan 27 2006 | AVAGO TECHNOLOGIES GENERAL IP SINGAPORE PTE LTD | AVAGO TECHNOLOGIES ECBU IP SINGAPORE PTE LTD | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 017675 | /0518 | |
Oct 30 2012 | AVAGO TECHNOLOGIES ECBU IP SINGAPORE PTE LTD | AVAGO TECHNOLOGIES GENERAL IP SINGAPORE PTE LTD | MERGER SEE DOCUMENT FOR DETAILS | 030369 | /0528 |
Date | Maintenance Fee Events |
Jun 06 2012 | M1551: Payment of Maintenance Fee, 4th Year, Large Entity. |
Aug 19 2016 | REM: Maintenance Fee Reminder Mailed. |
Jan 06 2017 | EXP: Patent Expired for Failure to Pay Maintenance Fees. |
Date | Maintenance Schedule |
Jan 06 2012 | 4 years fee payment window open |
Jul 06 2012 | 6 months grace period start (w surcharge) |
Jan 06 2013 | patent expiry (for year 4) |
Jan 06 2015 | 2 years to revive unintentionally abandoned end. (for year 4) |
Jan 06 2016 | 8 years fee payment window open |
Jul 06 2016 | 6 months grace period start (w surcharge) |
Jan 06 2017 | patent expiry (for year 8) |
Jan 06 2019 | 2 years to revive unintentionally abandoned end. (for year 8) |
Jan 06 2020 | 12 years fee payment window open |
Jul 06 2020 | 6 months grace period start (w surcharge) |
Jan 06 2021 | patent expiry (for year 12) |
Jan 06 2023 | 2 years to revive unintentionally abandoned end. (for year 12) |