A distortion correcting analog to digital converter (adc) system includes a plurality of adcs configured to convert an analog signal to a plurality of digital adc outputs, wherein the plurality of adcs are configured to generate a composite signal based on the plurality of adc outputs, there is an offset between a first one of the plurality of adc outputs and a second one of the plurality of adc outputs, and the offset causing distortion in the composite signal. The distortion correcting adc system further includes an adaptive module coupled to the plurality of adcs, wherein the adaptive modules includes an adaptive filter having a filter response, and the adaptive module is configured to adaptively adjust the filter response to reduce the distortion in the composite signal. An adaptive module includes an interface configured to receive a composite signal that is a combination of a plurality of adc outputs, and an adaptive filter coupled to the interface, wherein there is an offset between a first one of the plurality of adc outputs and a second one of the plurality of adc outputs, the offset causing distortion in the composite signal, the adaptive filter has a filter response, and the adaptive filter is configured to adapt the filter response to reduce the distortion.
|
23. A method of generating a distortion corrected digital signal, comprising:
receiving a composite signal that is a combination of a plurality of digital signals;
wherein there is an offset between a first one of the plurality of adc outputs and a second one of the plurality of adc outputs, the offset causing distortion in the composite signal; and
adapting a filter response of an adaptive filter to reduce the distortion; wherein
adapting the filter response includes adaptively adjusting a filter phase delay.
24. A method of generating a distortion corrected digital signal, comprising:
receiving a composite signal that is a combination of a plurality of digital signals;
wherein there is an offset between a first one of the plurality of adc outputs and a second one of the plurality of adc outputs, the offset causing distortion in the composite signal; and
adapting a filter response of an adaptive filter to reduce the distortion; wherein
adapting the filter response to reduce the distortion is based at least in part on a cost function that measures energy of the distortion.
13. A method of generating a distortion corrected digital signal, comprising:
converting an analog signal to a plurality of digital signals;
generating a composite signal based on the plurality of digital signals; wherein there is an offset between a first one of the plurality of adc outputs and a second one of the plurality of adc outputs, the offset causing distortion in the composite signal;
sending the composite signal to an adaptive module that includes an adaptive filter having a filter response; and
adaptively adjust the filter response to reduce the distortion in the composite signal.
21. An adaptive module, comprising:
an interface configured to receive a composite signal that is a combination of a plurality of adc outputs; and
an adaptive filter coupled to the interface; wherein:
there is an offset between a first one of the plurality of adc outputs and a second one of the plurality of adc outputs, the offset causing distortion in the composite signal;
the adaptive filter has a filter response; and
the adaptive filter is configured to adapt the filter response to reduce the distortion; wherein
adapting the filter response includes adaptively adjusting a filter phase delay.
22. An adaptive module, comprising:
an interface configured to receive a composite signal that is a combination of a plurality of adc outputs; and
an adaptive filter coupled to the interface; wherein:
there is an offset between a first one of the plurality of adc outputs and a second one of the plurality of adc outputs, the offset causing distortion in the composite signal;
the adaptive filter has a filter response; and
the adaptive filter is configured to adapt the filter response to reduce the distortion; wherein
adapting the filter response to reduce the distortion is based at least in part on a cost function that measures energy of the distortion.
1. A distortion correcting analog to digital converter (adc) system, comprising:
a plurality of adcs configured to convert an analog signal to a plurality of digital adc outputs, wherein:
the plurality of adcs are configured to generate a composite signal based on the plurality of adc outputs;
there is an offset between a first one of the plurality of adc outputs and a second one of the plurality of adc outputs, the offset causing distortion in the composite signal; and
an adaptive module coupled to the plurality of adcs, wherein:
the adaptive modules includes an adaptive filter having a filter response; and
the adaptive module is configured to adaptively adjust the filter response to reduce the distortion in the composite signal.
3. The system of
4. The system of
5. The system of
8. The system of
9. The system of
10. The system of
11. The system of
12. The system of
14. The method of
15. The method of
18. The method of
19. The method of
20. The method of
|
This application claims priority to U.S. Provisional Patent Application No. 60/848,088 entitled INTERLEAVE DISTORTION filed Sep. 29, 2006 which is incorporated herein by reference for all purposes.
A composite analog to digital converter (ADC or A-to-D) is a device comprising a plurality of ADCs. Each of the ADC components may be a discrete ADC device, an ADC functional block in an integrated circuit, or any other appropriate circuitry for converting an analog signal to digital. An analog signal is processed by the ADCs, and the outputs of the ADCs are combined to generate a composite digital output signal. The composite ADC can be used in a wide range of applications such as communications and digital imaging. It can achieve high performance at a relatively low cost since the ADC components are often less expensive devices with lower performance.
Although composite ADCs offer performance gains, mismatch in the component ADCs, including mismatch in clock phase, signal path gain, and/or device characteristics often leads to signal distortions.
Similarly, in
It would be useful, therefore, to have a technique for correcting output distortions in composite ADCs. It would also be desirable if the technique is flexible enough to compensate for distorted outputs at unknown, varying frequency locations.
Various embodiments of the invention are disclosed in the following detailed description and the accompanying drawings.
The invention can be implemented in numerous ways, including as a process, an apparatus, a system, a composition of matter, a computer readable medium such as a computer readable storage medium or a computer network wherein program instructions are sent over optical or communication links. In this specification, these implementations, or any other form that the invention may take, may be referred to as techniques. A component such as a processor or a memory described as being configured to perform a task includes both a general component that is temporarily configured to perform the task at a given time or a specific component that is manufactured to perform the task. In general, the order of the steps of disclosed processes may be altered within the scope of the invention.
A detailed description of one or more embodiments of the invention is provided below along with accompanying figures that illustrate the principles of the invention. The invention is described in connection with such embodiments, but the invention is not limited to any embodiment. The scope of the invention is limited only by the claims and the invention encompasses numerous alternatives, modifications and equivalents. Numerous specific details are set forth in the following description in order to provide a thorough understanding of the invention. These details are provided for the purpose of example and the invention may be practiced according to the claims without some or all of these specific details. For the purpose of clarity, technical material that is known in the technical fields related to the invention has not been described in detail so that the invention is not unnecessarily obscured.
Correcting distortion in a composite signal generated by a plurality of ADCs is disclosed. In some embodiments, an adaptive module that includes an adaptive filter adjusts the filter phase delay to reduce the distortion. The adaptation is based at least in part on a cost function. In some embodiments, the cost function includes an energy measurement of the distortion.
For purposes of illustration, most examples below show a composite ADC with two ADC components, although the technique is also applicable to composite ADCs with a greater number of ADCs. The individual ADCs generate digital signal components yA and yB, which have a phase offset and/or an amplitude offset due to mismatch in the ADC components and/or signal path. Components yA and yB combine to generate yn, which has distortion, specifically an aliased image of the desired signal as a result of the offset.
In an interleaved composite signal, let yA be the odd time sequence {y2m+1, y2m+3, y2m+5, y2m+7, . . . } and yB be the even time sequence with an offset {y2m+1+δ, y2m+3+δ, y2m+5+δ, y2m+7+δ, . . . }. Since the offset is relative, yA is arbitrarily chosen as the reference signal and the phase offset is denoted as δ. The composite signal, therefore, can be expressed as follows:
{y2m, y2m+1+δ, y2m+2, y2m+3+δ, . . . }={y
The adaptive module operates as follows: the received composite signal sequence with phase offset is denoted as y
Based on this formula, if the offset δ=0,
are equal and r00=0. If δ≠0,
are not equal and therefore r00≠0. Thus, the correlation factor r00 can be used to measure the extent of a phase offset a in the sampling clock of the composite signal. Adjustments can be made to the phase delay of the composite signal such that the distortion energy as determined using the correlation factor, and in turn the sampling offset, is minimized. Although the example shows in detail a composite input signal that is the result of two interleaved ADCs, the adaptive module also works for a composite input resulting from two parallel ADCs.
The current energy value, r00,n+1, is compared with a predefined threshold value rthresh (610). If the energy of the aliased image is at or below the threshold, it indicates that the phase delay has been sufficiently compensated. The system continues to monitor the energy level and the process repeats at 602. If, however, the energy is greater than the threshold, it indicates that the phase delay of the adaptive filter has not sufficiently compensated for the offset. Thus, the phase delay of the adaptive filter is adjusted (612) and 602-608 are repeated based on input signal y
The next energy value r00,n+1 and the previous energy value r00,n are compared (616). If r00,n+1>r00,n it indicates that the phase adjustment has resulted in an increase in the energy of the aliased signal. Thus, the phase delay to be used in the next cycle, δn+1, is set in the opposite direction of the current phase delay δn (618). In other words, if δn is positive, δn+1 is set to be a negative value and vice versa. If, however, r00,n+1<r00,n it indicates that the phase adjustment has reduced the energy of the aliased image and the phase delay in the next cycle, δn+1, should be adjusted in the same direction as the current phase delay δn, (620). The process repeats at 610.
Referring to
{tilde over (y)}{circumflex over (n)} is sent to a phase splitter 404 which splits off the odd samples and generates an even sequence {0, {tilde over (y)}2m+1+δ+ρ, {tilde over (y)}2m+3+δ+ρ, 0, . . . }. The sequence is combine with the odd output samples from other ADC, yA={y2m, 0, y2m+2, 0, . . . }, to form a new sequence {y2m, {tilde over (y)}2m+1+δ+ρ, y2m+2, {tilde over (y)}2m+3+δ+ρ, y2m+4, . . . }. Here, if the phase filter could supply a delay such that δ+ρ=0, then there would be no signal image effect or phase offset. The combined sequence is mirror-modulated (i.e., multiplied with a mirroring sequence [1, −1, 1, −1, . . . ] to generate {y2m, −{tilde over (y)}2m+1+δ+ρ, y2m+2, −{tilde over (y)}2m+3+δ+ρ, y2m+4, . . . }, or equivalently ũ
An alternative expression of the filter characteristic in the time domain is {tilde over (y)}{circumflex over (n)}=a0 y
The above example shows an order-2 filter. In some embodiments, filters of order N are implemented based on the same principle. Such a filter has a generalized time domain form of rn=ã0(yn−rn−N)+ã1 (yn−1−rn−N+1)+ . . . +yn−N. To adjust the phase offset, some embodiments employ a round robin scheme in which each of the coefficients is adjusted while the rest are held constant.
In some embodiments, the adaptive module adjusts for amplitude offsets between ADC outputs. Circuits similar to
Distortion correction for a composite signal generated by a plurality of ADCs has been disclosed. The technique described above is applicable to composite signals generated by ADCs in various configurations, including interleaved configurations and parallel configurations.
Although the foregoing embodiments have been described in some detail for purposes of clarity of understanding, the invention is not limited to the details provided. There are many alternative ways of implementing the invention. The disclosed embodiments are illustrative and not restrictive.
Patent | Priority | Assignee | Title |
8032336, | Sep 29 2006 | AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE LIMITED | Distortion cancellation using adaptive linearization |
8041757, | Sep 29 2006 | AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE LIMITED | Low power and low complexity adaptive self-linearization |
8370113, | Sep 29 2006 | AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE LIMITED | Low-power and low-cost adaptive self-linearization system with fast convergence |
8620981, | Sep 29 2006 | AVAGO TECHNOLOGIES GENERAL IP SINGAPORE PTE LTD | Low power and low complexity adaptive self-linearization |
8660820, | Sep 29 2006 | AVAGO TECHNOLOGIES GENERAL IP SINGAPORE PTE LTD | Distortion cancellation using adaptive linearization |
9197262, | Sep 29 2006 | AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE LIMITED | Low-power and low-cost adaptive self-linearization system with fast convergence |
Patent | Priority | Assignee | Title |
5168459, | Jan 03 1991 | Agilent Technologies Inc | Adaptive filter using continuous cross-correlation |
6560447, | Mar 05 2001 | Apple Inc | DC offset correction scheme for wireless receivers |
6956517, | Jun 12 2004 | L-3 Integrated Systems Company | Systems and methods for multi-channel analog to digital conversion |
7365662, | Jul 25 2006 | Intel Corporation | DC-offset correction circuit for a communication system and method of correcting a DC-offset in a communication system |
20040233081, | |||
20050219088, | |||
20060098763, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Sep 27 2007 | Optichron, Inc. | (assignment on the face of the patent) | / | |||
Dec 10 2007 | BATRUNI, ROY G | OPTICHRON, INC | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 020266 | /0438 | |
Dec 01 2010 | OPTICHRON, INC | NetLogic Microsystems, Inc | SECURITY AGREEMENT | 025434 | /0718 | |
Jun 27 2011 | OPTICHRON, INC | NetLogic Microsystems, Inc | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 026592 | /0811 | |
Jan 23 2013 | NetLogic Microsystems, Inc | NETLOGIC I LLC | CHANGE OF NAME SEE DOCUMENT FOR DETAILS | 035443 | /0824 | |
Mar 27 2015 | NETLOGIC I LLC | Broadcom Corporation | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 035443 | /0763 | |
Feb 01 2016 | Broadcom Corporation | BANK OF AMERICA, N A , AS COLLATERAL AGENT | PATENT SECURITY AGREEMENT | 037806 | /0001 | |
Jan 19 2017 | BANK OF AMERICA, N A , AS COLLATERAL AGENT | Broadcom Corporation | TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS | 041712 | /0001 | |
Jan 20 2017 | Broadcom Corporation | AVAGO TECHNOLOGIES GENERAL IP SINGAPORE PTE LTD | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 041706 | /0001 |
Date | Maintenance Fee Events |
Apr 15 2013 | M1551: Payment of Maintenance Fee, 4th Year, Large Entity. |
May 26 2017 | REM: Maintenance Fee Reminder Mailed. |
Nov 13 2017 | EXP: Patent Expired for Failure to Pay Maintenance Fees. |
Date | Maintenance Schedule |
Oct 13 2012 | 4 years fee payment window open |
Apr 13 2013 | 6 months grace period start (w surcharge) |
Oct 13 2013 | patent expiry (for year 4) |
Oct 13 2015 | 2 years to revive unintentionally abandoned end. (for year 4) |
Oct 13 2016 | 8 years fee payment window open |
Apr 13 2017 | 6 months grace period start (w surcharge) |
Oct 13 2017 | patent expiry (for year 8) |
Oct 13 2019 | 2 years to revive unintentionally abandoned end. (for year 8) |
Oct 13 2020 | 12 years fee payment window open |
Apr 13 2021 | 6 months grace period start (w surcharge) |
Oct 13 2021 | patent expiry (for year 12) |
Oct 13 2023 | 2 years to revive unintentionally abandoned end. (for year 12) |