The present invention is a process for making a matching pair of surfaces, which involves creating a network of channels on one surface of two substrate. The substrates are then coated with one or more layers of materials, the coating extending over the regions between the channels and also partially into the channels. The two coated surfaces are then contacted and pressure is applied, which causes the coatings to be pressed into the network of channels, and surface features on one of the layers of material creates matching surface features in the other, and vice versa. It also results in the formation of a composite. In a final step, the composite is separated, forming a matching pair of surfaces.

Patent
   7658772
Priority
Sep 08 1997
Filed
Oct 20 2005
Issued
Feb 09 2010
Expiry
Nov 07 2018

TERM.DISCL.
Extension
425 days
Assg.orig
Entity
Small
1
114
EXPIRED
1. A process for making a matching pair of surfaces comprising the steps:
a) creating a network of channels on a surface of a first substrate;
b) coating a layer of a first material over said surface of said first substrate;
c) creating a network of channels on a surface of a second substrate;
d) coating a layer of a second material over said surface of said second substrate;
e) contacting said layer of a first material and said layer of a second material;
f) applying pressure across said layer of a first material and said layer of a second material; pressing said first material and said second material into said network of channels, thereby forming a composite; and,
g) separating said composite
whereby a matching pair of surfaces is formed, wherein where one surface has an indentation the other surface has a protrusion so that the two surfaces are substantially equidistant from each other.
2. The process of claim 1 wherein said step of creating a network of channels comprises photolithography.
3. The process of claim 1 wherein said step of creating a network of channels comprises ion beam milling.
4. The process of claim 1 wherein said step of coating a layer of a first material comprises multiple coating steps.
5. The process of claim 1 wherein said step of coating a layer of a first material comprises the steps:
a) depositing a layer of silver;
b) oxidising partially said layer of silver and forming a layer of silver oxide; and
c) exposing said layer of silver oxide to caesium and forming a layer of caesiated silver oxide.
6. The process of claim 1 wherein said first material comprises more than one material.
7. The process of claim 1 wherein said step of coating a layer of a second material comprises multiple coating steps.
8. The process of claim 1 wherein said step of coating a layer of a second material comprises the steps:
a) depositing a layer of silver, and
b) depositing a layer of an insulator on said layer of silver.
9. The process of claim 8 wherein said insulator material comprises a material selected from the group consisting of: aluminum oxide (Al2O3), carbon nitride (C3N4), and aluminum silicide (Al4Si3).
10. The process of claim 1 wherein said second material comprises more than one material.
11. The process of claim 1 wherein said network of channels is characterised by having a depth of approximately 100 nm and a spacing between the channels is approximately 500 μm.
12. The method of claim 1 wherein said step of separating said composite comprises applying an electric current between said first material and said second material.
13. The method of claim 1 wherein said step of separating said composite comprises heating said composite.
14. The method of claim 1 wherein said step of separating said composite comprises cooling said composite.
15. The method of claim 1 wherein said step of separating said composite comprises applying or removing energy to or from the composite.
16. The method of claim 1 wherein said step of separating said composite comprises applying a mechanical force.
17. A pair of matching electrodes made according to the method of claim 1.

This application claims the benefit of U.K. Provisional Application No. GB0423534.7, filed Oct. 25, 2004. This application is a continuation-in-part of U.S. patent application Ser. No. 10/234,498, filed 3 Sep. 2002, now U.S. Pat. No. 7,140,102 which claims the benefit of U.S. Provisional Application No. 60/316,918, filed 2 Sep. 2001. This application is a Continuation-in-Part of U.S. patent application Ser. No. 10/507,273, now U.S. Pat. No. 7,169,006 which is the U.S. national stage application of International Application PCT/US03/07015, filed Mar. 6, 2003, which international application was published on Oct. 30, 2003, as International Publication WO03090245 in the English language. The International Application claims the benefit of U.S. Provisional Application No. 60/362,494, filed Mar. 6, 2002, and U.S. Provisional Application No. 60/373,508, filed Apr. 17, 2002. This application is a Continuation-in-Part of U.S. patent application Ser. No. 10/823,483, filed 12 Apr. 2004, now abandoned which is a Continuation-in-Part of U.S. patent application Ser. No. 09/481,803, filed 31 Aug. 1998, U.S. Pat. No. 6,720,704, which is a Continuation-in-Part of U.S. patent application Ser. No. 08/924,910, filed 8 Sep. 1997, abandoned. The above-mentioned patent applications are assigned to the assignee of the present application and are herein incorporated in their entirety by reference.

This invention relates to a method for making electrode pairs.

The use of individual actuating devices to control the separation of electrodes in a gap diode is disclosed in U.S. Pat. No. 6,720,704.

The use of composite materials as matching electrode pair precursors is disclosed in US2003/0068431. The approach comprises the steps of fabricating a first electrode with a substantially flat surface; placing over the first electrode a second material that comprises a material that is suitable for use as a second electrode, and separating the composite so formed along the boundary of the two layers into two matched electrodes. The separation step involves the use of an electrical current, thermal stresses, or mechanical force. A similar approach is also disclosed in US2004/0195934.

From the foregoing, it may be appreciated that a need has arisen for a simpler, more direct approach for manufacturing matched pairs of surfaces.

The present invention is a process for making a matching pair of surfaces, which involves creating a network of channels on one surface of two substrate. The substrates are then coated with one or more layers of materials, the coating extending over the regions between the channels and also partially into the channels. The two coated surfaces are then contacted and pressure is applied, which causes the coatings to be pressed into the network of channels, and surface features on one of the layers of material creates matching surface features in the other, and vice versa. It also results in the formation of a composite. In a final step, the composite is separated, forming a matching pair of surfaces.

For a more complete explanation of the present invention and the technical advantages thereof, reference is now made to the following description and the accompanying drawing in which:

FIG. 1 shows a diagrammatic overview of the process of the present invention.

FIG. 2 is a schematic showing a process for the manufacture of a diode device having a tubular housing/actuator.

In the disclosure which follows, when surface features of two facing surfaces of electrodes are described as “matching” it means that where one surface has an indentation, the other surface has a protrusion and vice versa. Thus when “matched” the two surfaces are substantially equidistant from each other throughout their operating range.

Embodiments of the present invention and their technical advantages may be better understood by referring to FIG. 1, in which a first substrate 102 is provided. Preferably the substrate comprises silicon, though other materials commonly used, such as without limitation glass, silica or molybdenum may be utilized.

In a first step 100, a network of channels 104 is created in the surface of the substrate. The channels may be formed by any conventional method, including but not limited to photolithography and ion beam milling. Typically the channels have a depth of 100 nm, and the spacing between the channels is typically 500 μm. Other depths and spacings may be conveniently employed, the key feature of this part of the invention is that the channels are of sufficient depth and spacing to accommodate material pushed laterally in step 150 below. In a preferred embodiment the channels are arranged in a grid-like formation as shown in the plan view 110. However, other arrangements are possible; the key feature of this part of the invention is that the channels are interconnected into a network of channels.

In a second step 120, a first material 122 is deposited on a surface of the substrate. The first material comprises material that is suitable for use as an electrode. Preferably, the first material comprises silver. Other materials include gold, platinum, palladium, tungsten or chromium. Whilst step 120 is shown as a single step, it may comprise multiple steps. For example, in a preferred embodiment, a layer of silver is first deposited. Then, the surface of the layer of silver is oxidized to form a layer of silver oxide. Subsequently the layer of silver oxide is caesiated to form a layer of AgCsO on the surface of the first material. The scope of the invention is not limited to the use of these materials, and the use of other materials commonly employed in wafer applications are encompassed within the present invention.

In a third step 130, a second substrate 132 is provided, and in a step analogous to step 100, a network of channels is created in the surface of the substrate. Preferably the channels have a depth of 100 nm, and the spacing between the channels is typically 500 μm. Other depths and spacings may be conveniently employed, the key feature of this part of the invention is that the channels are of sufficient depth and spacing to accommodate material pushed laterally in step 150 below. In a preferred embodiment the channels are arranged in a grid-like formation as shown in the plan view 110. However, other arrangements are possible; the key feature of this part of the invention is that the channels are interconnected into a network of channels.

In a fourth step 140, a second material 142 is deposited on a surface of the substrate. The second material comprises material that is suitable for use as an electrode. Preferably, the second material comprises silver. Other materials include gold, platinum, palladium, tungsten or chromium. Whilst step 140 is shown as a single step, it may comprise multiple steps. For example, in a preferred embodiment, a layer of silver is first deposited. Then, a layer of an insulator material, as disclosed in WO04049379, such as C3N4 or Al4Si3 may be formed on the layer of silver. The scope of the invention is not limited to the use of these materials, and the use of other materials commonly employed in wafer applications are encompassed within the present invention.

In a fifth step 150, the first substrate and the one or more layers deposited thereon, and the second substrate and the one or more layers deposited thereon are pressed together with sufficient force that surface features on material 122 are ‘matched’ on surface material 142, and surface features on material 142 are ‘matched’ on surface material 122. Substrates may be pressed together by means of cold pressing, as known in the art, wherein pressure is applied by means of a piston at temperatures below the melting point of the electrode materials. Substrates may also be pressed together by the application of cold isostatic pressure, as known in the art. Typical pressures employed in this process differ depending on the specific materials used but are of the order of 10-120 GPa. The duration for which the substrates are pressed together is in the order of a few minutes and the temperature typically not much above ambient temperature, i.e. about 25 degree C.

During the pressing process, material displaced is able to squeezed into the network of channels. Without the network of channels, the surface replication step will not work, as there is nowhere for displaced material to be squeezed.

Depending on the nature of the layers deposited on the two substrates, the two substrates may need to be heated (to reduce the hardness of the layers) or cooled (to increase the hardness of the layers).

Preferably, all the steps above are performed in a substantially evacuated atmosphere.

In a sixth step 160, the composite is split between layers 122 and 142 to form two electrodes in which sur6ce features of one are reflected in the other; thus where layer 122 has a protruding feature, layer 142 has a matching indented feature, and vice versa. This relationship, of course, does not bold in the regions of the channels. The separation step may be achieved, for example and without limitation, by applying an electrical current through the materials to separate the electrodes along the boundary of two layers; by cooling or heating the materials, so that the differential in the Thermal Coefficient of Expansion (TCE) between two materials breaks the adhesive bond between the two materials; by forcible separation of the two materials to break the adhesion between the two materials, for example by means of piezoelectric actuators as known in the art; or by the addition or removal of energy, for example by means of an ultrasonic treatment step. A specific example is given below.

In a preferred embodiment the force with which the two substrates are pressed together in step 150 is sufficient that the two substrates and the one or more layers deposited thereupon form a single composite 152. According to this embodiment, during a sixth step 160, the temperature of the composite is altered such that the composite splits between layers 122 and 142 to form two electrodes in which surface features of one are reflected in the other; thus where layer 122 has a protruding feature, layer 142 has a matching indented feature, and vice versa. For example without limitation, a composite formed from the materials described above (Ag/AgO/AgCsO on substrate 102 and insulator/Ag on substrate 122) is cooled further, which causes the composite to split into two halves along the junction between the AgCsO layer and the insulator layer.

Thus two matching electrodes are formed, which may be utilized in devices requiring close-spaced electrodes, such as the tunnelling devices described in U.S. Pat. No. 6,720,704.

For example, and without limitation, first substrate 102 may comprise n-type doped silicon, with conductivity of the order of 0.05 Ohm cm. A 0.1.mu.m thick titanium film, comprising first material 122, is deposited over the silicon substrate using DC magnetron sputtering method. Second substrate 132 may comprise copper, coated with silver, corresponding to second material 142. A network of channels is formed on the surfaces of both the silicon and copper substrates by means of focused ion beam miliing, as known in the art. The titanium coated silicon substrate and silver coated copper substrate are then pressed together by way of cold pressing with applied pressure of 110 GPa. The composite formed thereby can be split by way of application of a current of the order of 0.1 snips/cm2 and 0.1 V. Alternatively, piezoelectric actuators may be used to draw the electrodes apart. The composite may also be cooled to 0° C. or heated to 40° C., whereby the silver and titanium layers separate due to their different coefficients of thermal expansion.

For example and without limitation, the composite may be housed in the device described in WO03090245, as shown in FIG. 2 and as disclosed below. Referring now to FIG. 2, composite 78 is composite 152 depicted in FIG. 1 having a further layer of copper 76 grown electrochemically by conventional processes on substrate 132. In step 500 a first substrate 502 is brought into contact with a polished end of a quartz tube 90. Substrate 502 is any material which may be bonded to quartz, and which has a similar thermal expansion coefficient to quartz. Preferably substrate 502 is molybdenum, or silicon doped to render at least a portion of it electrically conductive. Substrate 502 has a depression 504 across part of its surface. Substrate 502 also has a locating hole 506 in its surface. In step 510, liquid metal 512, is introduced into depression 502. The liquid metal is a metal having a high temperature of vaporization, and which is liquid under the conditions of operation of the device. The high temperature of vaporization ensures that the vapor from the liquid does not degrade the vacuum within the finished device. Preferably the liquid metal is a mixture of Indium and Gallium. Composite 78 is positioned so that alignment pin 514 is positioned above locating hole 506. Alignment pin 514, which is pre-machined, is placed on the composite near the end of the electrolytic growth phase; this results in its attachment to the layer of copper 76. The diameter of the alignment pin is the same as the diameter of the locating hole. In step 520, the polished silicon periphery of the composite 78 is contacted with the other polished end of the quartz tube 90; at the same time, the attachment pin seats in locating hole. During this step, substrate 502 is heated so that locating hole expands; when the assemblage is subsequently cooled, there is a tight fit between the alignment pin and the locating hole. High pressure is applied to this assemblage, which accelerates the chemical reaction between the polished silicon periphery of the composites and the polished ends of the quartz tube, bonding the polished surfaces to form the assemblage depicted in step 520. In step 530, the assemblage is heated, and a signal applied to the quartz tube to cause the composite to open as shown, forming two electrodes, 72 and 74. This is analogous to step 160 and the electrode composite opens as shown, forming a pair of matching electrodes, 72 and 74. During the opening process, the tight fit between the alignment pin and the locating hole ensures that the electrodes 72 and 74 do not slide relative to one another.

Other housing designs and integration approaches may be adopted, and the scope of the present invention is not limited by the housing and integration example disclosed above.

Although the above specification contains many specificities, these should not be construed as limiting the scope of the invention but as merely providing illustrations of some of the presently preferred embodiments of this invention.

Devices made according to the present invention may be used in diode devices, vacuum diode devices, heat pumps, any other devices that are based on tunneling effects, and the like.

While this invention has been described with reference to numerous embodiments, it is to be understood that this description is not intended to be construed in a limiting sense. Various modifications and combinations of the illustrative embodiments will be apparent to persons skilled in the art upon reference to this description. It is to be further understood, therefore, that numerous changes in the details of the embodiments of the present invention and additional embodiments of the present invention will be apparent to, and may be made by, persons of ordinary skill in the art having reference to this description. It is contemplated that all such changes and additional embodiments are within the spirit and true scope of the invention as claimed below.

All publications and patent applications mentioned in this specification are indicative of the level of skill of those skilled in the art to which this invention pertains. All publications and patent applications are herein incorporated by reference to the same extent as if each individual publication or patent application was specifically and individually indicated to be incorporated by reference.

Tavkhelidze, Avto, Harbron, Stuart

Patent Priority Assignee Title
8574663, Jun 08 1998 Borealis Technical Limited Surface pairs
Patent Priority Assignee Title
2510397,
2915652,
3021472,
3118107,
3169200,
3173032,
3194989,
3238395,
3239745,
3267307,
3267308,
3300660,
3328611,
3376437,
3393330,
3470393,
3515908,
3519854,
3578992,
3740592,
3821462,
3843896,
4004210, Sep 15 1975 Reversible thermoelectric converter with power conversion of energy fluctuations
4011582, Oct 30 1973 General Electric Company Deep power diode
4039352, Sep 13 1971 Institutul de Cercetaro Energetice Industriale si Proictari Utilaje High efficiency thermoelectric generator for the direct conversion of heat into electrical energy
4063965, Oct 30 1973 General Electric Company Making deep power diodes
4224461, Aug 18 1978 General Electric Company Ungrounded three wire thermocouple
4281280, Dec 18 1978 Thermal electric converter
4410951, Jul 10 1979 MITSUBISHI DENKI K K Positioning apparatus
4423347, Dec 23 1980 KLEINSCHMIDT, PETER; MEIXNER HANS; VALENTIN MAGORI Positioning element with a piezo-ceramic body
4667126, Nov 26 1982 Rasor Associates, Inc. Thermionic converter
4686162, Mar 01 1983 Osterreichisches Forschungszentrum Seibersdorf GES, mbH Optically structured filter and process for its production
4937489, Sep 16 1987 NGK Spark Plug Co., Ltd. Electrostrictive actuators
4958201, Apr 17 1984 Fujitsu Limited Resonant tunneling minority carrier transistor
5023671, Mar 27 1989 International Business Machines Corporation; INTERNATIONAL BUSINESS MACHINES CORPORATION, A CORP OF NY Microstructures which provide superlattice effects and one-dimensional carrier gas channels
5028835, Oct 11 1989 ARK CLO 2000-1, LIMITED Thermionic energy production
5049775, Sep 30 1988 BOSTON UNIVERSITY, A CORP OF MASSACHUSETTS Integrated micromechanical piezoelectric motor
5068535, Mar 07 1988 University of Houston - University Park Time-of-flight ion-scattering spectrometer for scattering and recoiling for electron density and structure
5083056, Mar 14 1989 Kabushiki Kaisha Toshiba Displacement generating apparatus
5119151, Nov 07 1988 NEC Corporation Quasi-one-dimensional channel field effect transistor having gate electrode with stripes
5229320, Aug 02 1991 Sony Corporation Method for forming quantum dots
5233205, Sep 25 1989 Hitachi, Ltd. Quantum wave circuit
5247223, Jun 30 1991 Sony Corporation Quantum interference semiconductor device
5307311, Nov 02 1990 I P FOUNDRY INC Microvibratory memory device
5332952, Dec 22 1990 Sony Corporation Quantum phase interference transistor
5336547, Feb 26 1993 MATSUSHITA ELECTRIC INDUSTRIAL CO , LTD Electronic components mounting/connecting package and its fabrication method
5351412, Jun 11 1991 International Business Machines Corporation Micro positioning device
5356484, Mar 30 1992 Reversible thermoelectric converter
5371388, Oct 08 1990 Canon Kabushiki Kaisha Electron wave interference devices, methods for modulating an interference current and electron wave branching and/or combining devices and methods therefor
5410166, Apr 28 1993 The United States of America as represented by the Secretary of the Air P-N junction negative electron affinity cathode
5432362, Dec 10 1991 Thomson-CSF Resonant tunnel effect quantum well transistor
5465021, Oct 02 1992 U. S. Philips Corporation Electromechanical displacement device and actuator suitable for use in such a electromechanical displacement device
5487790, Nov 25 1991 Electric power generating element
5503963, Jul 29 1994 PRISM CORPORATION RECEIVING 40% INTEREST; CIRIELLO, PETER W 50% ; PRISM CORPORATION 20% ; Trustees of Boston University Process for manufacturing optical data storage disk stamper
5521735, Aug 09 1990 Canon Kabushiki Kaisha Electron wave combining/branching devices and quantum interference devices
5579232, Mar 29 1993 General Electric Company System and method including neural net for tool break detection
5592042, Jul 11 1989 NGK Insulators, Ltd. Piezoelectric/electrostrictive actuator
5604357, Jul 12 1994 Matsushita Electric Industrial Co., Ltd. Semiconductor nonvolatile memory with resonance tunneling
5654557, Mar 28 1991 Sharp Kabushiki Kaisha Quantum wire structure and a method for producing the same
5675972, Sep 25 1996 Borealis Technical Limited Method and apparatus for vacuum diode-based devices with electride-coated electrodes
5699668, Mar 30 1995 Borealis Technical Limited Multiple electrostatic gas phase heat pump and method
5701043, Sep 09 1996 High resolution actuator
5705321, Sep 30 1993 STC UNM Method for manufacture of quantum sized periodic structures in Si materials
5719407, Feb 26 1993 Sony Corporation Collective element of quantum boxes
5722242, Dec 15 1995 Borealis Technical Limited Method and apparatus for improved vacuum diode heat pump
5772905, Nov 15 1995 Regents of the University of Minnesota; MINNESOTA, REGENTS OF THE UNIVERSITY OF Nanoimprint lithography
5810980, Nov 06 1996 Borealis Technical Limited Low work-function electrode
5874039, Sep 22 1997 Borealis Technical Limited Low work function electrode
5917156, Aug 30 1994 MATSUSHITA ELECTRIC INDUSTRIAL CO , LTD Circuit board having electrodes and pre-deposit solder receiver
5973259, May 12 1997 Borealis Technical Limited Method and apparatus for photoelectric generation of electricity
5981071, May 20 1996 Borealis Technical Limited Doped diamond for vacuum diode heat pumps and vacuum diode thermionic generators
5981866, Jan 30 1998 Borealis Technical Limited Process for stampable photoelectric generator
5994638, Dec 20 1996 Borealis Technical Limited Method and apparatus for thermionic generator
6064137, Mar 06 1996 Borealis Technical Limited Method and apparatus for a vacuum thermionic converter with thin film carbonaceous field emission
6084173, Jul 30 1997 MTPV Power Corporation Method and apparatus for the generation of charged carriers in semiconductor devices
6089311, Jul 05 1995 Borealis Technical Limited Method and apparatus for vacuum diode heat pump
6117344, Mar 20 1998 Borealis Technical Limited Method for manufacturing low work function surfaces
6214651, May 20 1996 Borealis Technical Limited Doped diamond for vacuum diode heat pumps and vacuum diode thermionic generators
6225205, Jan 22 1998 RICOH MICROELECTRONICS COMPANY, LTD Method of forming bump electrodes
6281514, Feb 09 1998 Borealis Technical Limited Method for increasing of tunneling through a potential barrier
6309580, Nov 15 1995 MINNESOTA, REGENTS OF THE UNIVERSITY OF Release surfaces, particularly for use in nanoimprint lithography
6417060, Feb 25 2000 BOREALIS TECHNICAL LIMITED, GIBRALTAR COMPANY NUMBER 57884 Method for making a diode device
6495843, Jun 29 1998 BOREALIS TECHNICAL LIMITED, GIBRALTAR COMPANY NUMBER 57884 Method for increasing emission through a potential barrier
6531703, Feb 09 1998 BOREALIS TECHNICAL LIMITED, GIBRALTAR COMPANY NUMBER 57884 Method for increasing emission through a potential barrier
6680214, Jun 08 1998 Borealis Technical Limited Artificial band gap
6720704, Sep 08 1997 BOREALLS TECHNICAL LIMTIED Thermionic vacuum diode device with adjustable electrodes
6957608, Aug 02 2002 Kovio, Inc Contact print methods
6964793, May 16 2001 UNIVERSITY OF TEXAS SYSTEM, THE Method for fabricating nanoscale patterns in light curable compositions using an electric field
6971165, Apr 17 2002 Borealis Technical Limited Method for fabrication of separators for electrode pairs in diodes
7100263, Jun 16 2003 Canon Kabushiki Kaisha Structure manufacturing method
7140102, Sep 03 2002 BOREALIS TECHNICAL LIMTED Electrode sandwich separation
7150844, Oct 16 2003 Seagate Technology LLC Dry passivation process for stamper/imprinter family making for patterned recording media
7169006, Sep 02 2001 Borealis Technical Limited Thermionic vacuum diode device with adjustable electrodes
7291554, Jun 20 2003 PANASONIC SEMICONDUCTOR SOLUTIONS CO , LTD Method for forming semiconductor device
7294571, Jun 20 2003 Panasonic Corporation Concave pattern formation method and method for forming semiconductor device
20010046749,
20030068431,
20030221608,
20040174596,
20040195934,
DE3404137,
DE3818192,
EP437654,
JP3155376,
JP404080964,
JP5226704,
SU861916,
WO59047,
WO247178,
WO3090245,
WO2003083177,
WO9702460,
WO9913562,
WO9964642,
///
Executed onAssignorAssigneeConveyanceFrameReelDoc
Oct 20 2005Borealis Technical Limited(assignment on the face of the patent)
Jun 28 2009TAVKHELIDZE, AVTOBorealis Technical LimitedASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS 0228970702 pdf
Jun 29 2009HARBRON, STUARTBorealis Technical LimitedASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS 0228970702 pdf
Date Maintenance Fee Events
Sep 20 2013REM: Maintenance Fee Reminder Mailed.
Feb 09 2014EXP: Patent Expired for Failure to Pay Maintenance Fees.


Date Maintenance Schedule
Feb 09 20134 years fee payment window open
Aug 09 20136 months grace period start (w surcharge)
Feb 09 2014patent expiry (for year 4)
Feb 09 20162 years to revive unintentionally abandoned end. (for year 4)
Feb 09 20178 years fee payment window open
Aug 09 20176 months grace period start (w surcharge)
Feb 09 2018patent expiry (for year 8)
Feb 09 20202 years to revive unintentionally abandoned end. (for year 8)
Feb 09 202112 years fee payment window open
Aug 09 20216 months grace period start (w surcharge)
Feb 09 2022patent expiry (for year 12)
Feb 09 20242 years to revive unintentionally abandoned end. (for year 12)