A method of forming a semiconductor device. A first wiring level is formed on a top surface of a substrate. The first wiring level includes alternating layers of a first dielectric material and a second dielectric material. The layers of the first dielectric material includes at least two layers of the first dielectric material. The layers of the second dielectric material includes at least two layers of the second dielectric material. The first dielectric material includes an organic dielectric material. The second dielectric material includes an inorganic dielectric material. The substrate includes one or more dielectric materials. A first layer of the layers of the first dielectric material includes the organic dielectric material being in direct mechanical contact with the substrate. The layers of the first dielectric material and the layers of the second dielectric material are a same number of layers.
|
1. A method of forming a semiconductor device, comprising:
forming a first wiring level on a top surface of a substrate, said first wiring level comprising alternating layers of a first dielectric material and a second dielectric material, said layers of the first dielectric material comprising a plurality of layers of the first dielectric material, said layers of the second dielectric material comprising a plurality of layers of the second dielectric material, said first dielectric material comprising an organic dielectric material, said second dielectric material comprising an inorganic dielectric material, said substrate comprising one or more dielectric materials, a first layer of said layers of the first dielectric material comprising the organic dielectric material being in direct mechanical contact with the substrate, said plurality of layers of the first dielectric material and said plurality of layers of the second dielectric material being a same number of layers.
11. A method of forming a semiconductor device, comprising:
providing a first wiring level on a top surface of a substrate, said first wiring level comprising alternating layers of a first dielectric material and a second dielectric material, said layers of the first dielectric material comprising a plurality of layers of the first dielectric material, said layers of the second dielectric material comprising a plurality of layers of the second dielectric material;
providing a first trench and a second trench each extending through the first wiring level, from a top surface of the first wiring level to the top surface of the substrate;
providing a first layered structure comprising a portion of all of the alternating layers, said first layered structure being disposed between the first and second trenches and extending from the top surface of the first wiring level to the top surface of the substrate; and
providing a continuous dielectric liner conformally deposited on a bottom wall of the first trench, a sidewall of the first trench, a top surface of the first layered structure, a sidewall of the second trench, and a bottom wall of the second trench,
wherein the first dielectric material within the first layered structure in each layer of first dielectric material is disposed between a first air gap and a second air gap within the first layered structure in each layer of first dielectric material,
wherein the first and second air gaps within the first layered structure in each layer of first dielectric material are respectively bounded by the liner on the sidewall of the first and second trenches,
wherein the second dielectric material within the first layered structure in each layer of second dielectric material is in direct mechanical contact with the sidewall of the first trench and the sidewall of the second trench.
15. A method of forming a semiconductor device, comprising:
providing a first wiring level on a top surface of a substrate, said first wiring level comprising alternating layers of a first dielectric material and a second dielectric material, said layers of the first dielectric material comprising a plurality of layers of the first dielectric material, said layers of the second dielectric material comprising a plurality of layers of the second dielectric material;
providing a first trench and a second trench each extending through the first wiring level, from a top surface of the first wiring level to the top surface of the substrate;
providing a first layered structure comprising a portion of all of the alternating layers of the first wiring level, said first layered structure disposed between the first and second trenches and extending from the top surface of the first wiring level to the top surface of the substrate;
providing a first dielectric liner conformally deposited on a bottom wall and a sidewall of the first trench and a second dielectric liner conformally deposited on a bottom wall and a sidewall of the second trench;
providing a first conductive material filling the first and second trenches to form a first wire in the first trench and a second wire in the second trench, wherein a top surface of the first wire, a top surface of the first layered structure, and a top surface of the second wire are coplanar,
wherein the first dielectric material within the first layered structure in each layer of first dielectric material is disposed between a first air gap and a second air gap within the first layered structure in each layer of first dielectric material,
wherein the first and second air gaps within the first layered structure in each layer of first dielectric material are respectively bounded by the liner on the sidewall of the first and second trenches,
wherein the second dielectric material within the first layered structure in each layer of second dielectric material is in direct mechanical contact with the sidewall of the first trench and the sidewall of the second trench.
2. The method of
3. The method of
4. The method of
5. The method of
6. The method of
7. The method of
8. The method of
9. The method of
10. The method of
12. The method of
13. The method of
14. The semiconductor device of
16. The method of
17. The method of
18. The method of
19. The method of
providing a third trench extending through the second wiring level and the insulative layer, from the top surface of the second wiring level to the top surface of the first wire, wherein the third trench is a dual damascene structure being wider in the second wiring level than in the insulative layer;
providing a fourth trench extending through the second wiring level, from the top surface of the second wiring level to the top surface of the insulative layer; and
providing a second layered structure comprising a portion of all of the alternating layers of the second wiring level, said second layered structure disposed between the third and fourth trenches and extending from the top surface of the second wiring level to the top surface of the insulative layer.
20. The method of
|
This application is a continuation application claiming priority to Ser. No. 11/391,050, filed Mar. 28, 2006, which is a divisional of U.S. Pat. No. 7,078,814, issued Jul. 18, 2006.
1. Technical Field
The present invention relates generally to semiconductor devices, and more particularly, to a method of forming a semiconductor device having air gaps within the wiring levels, and the structure so formed.
2. Related Art
As semiconductor devices continue to shrink, the distance between device features is reduced. Within metal wiring layers reducing the distance between features causes an increased capacitance. Therefore, there is a need in the industry for a method of forming a semiconductor device capable of maintaining a lower capacitance while reducing the distance between device features that overcomes the above and other problems.
The present invention provides a method of forming a semiconductor device having air gaps within the metal wiring level, and the structure so formed, that solves the above-stated problems.
A first aspect of the invention provides a method of forming a semiconductor device, comprising: depositing alternating layers of a first and a second dielectric material, wherein the first and second dielectric materials are selectively etchable at different rates; forming a first feature within the alternating layers of dielectric material; and selectively etching the alternating layers of dielectric material to remove at least a portion, but not all, of the first dielectric material in each layer having the first dielectric material and leaving the second dielectric material as essentially unetched.
A second aspect of the invention provides a method of forming a semiconductor device, comprising: depositing alternating layers of a first and a second insulative material; forming a damascene feature; and forming openings within the layers of first insulative material.
A third aspect of the invention provides a semiconductor device, comprising: semiconductor device, comprising: a metal wiring level having alternating layers of a first dielectric material and a second dielectric material having a first feature formed within the alternating layers of first and second dielectric material; and a plurality of openings within the first dielectric material.
A fourth aspect of the invention provides a semiconductor device, comprising: a plurality of alternating first and second insulative layers, wherein the first and second insulative layers have different etch rates; a first feature formed within the first and second insulative layers; a plurality of openings within the plurality of first insulative layers formed during a selective etch.
The foregoing and other features and advantages of the invention will be apparent from the following more particular description of the embodiments of the invention.
The embodiments of this invention will be described in detail, with reference to the following figures, wherein like designations denote like elements, and wherein:
Although certain embodiments of the present invention will be shown and described in detail, it should be understood that various changes and modifications might be made without departing from the scope of the appended claims. The scope of the present invention will in no way be limited to the number of constituting components, the materials thereof, the shapes thereof, the relative arrangement thereof, etc. Although the drawings are intended to illustrate the present invention, the drawings are not necessarily drawn to scale.
A second insulative layer 14a is then formed on the first insulative layer 12a, as illustrated in
As illustrated in
As illustrated in
Alternating layers of organic and inorganic dielectric material may be formed in this manner on the substrate 10, as illustrated in
It should also be noted that it may be desirable to deposit the alternating layers of organic and inorganic insulative material in-situ. For example, a single PECVD chamber may be used to deposit both the inorganic and organic layers without leaving the chamber. Also, a spin-apply track may be used wherein the alternating layers are both deposited and cured within the same chamber. Using either technique, the first insulative layer 12a may alternatively be deposited having twice the desired thickness. Thereafter, the first insulative layer 12a is exposed to a plasma or thermal treatment wherein an upper portion of the first insulative layer 12a is converted into the material needed in the second insulative layer 14a. These methods may help to decrease unevenness in thickness between the organic and inorganic insulative layers, and may increase adhesion between the organic and inorganic insulative layers.
As illustrated in
Following formation of the first and second features 22, 24, a selective etch is performed to remove at least portions of the organic dielectric material within the first wiring level 20, in this example, within layers 12a-12f (
As illustrated in
Table 1 below shows estimated comparisons of the capacitance value of the device, using different organic and inorganic materials, with and without the air gaps 26. In particular, the data is modeled from a sample having a first wiring level 20 wire width of about 100 nm and a wire spacing of about 100 nm, wherein about 33 nm of the 100 nm organic dielectric within the wire spacing has been removed. This results in about a 20% reduction in Keff (the effective dielectric constant of the device), which translates into about a 20% reduction in the capacitance of the device, since Keff is proportional to the capacitance of the device.
TABLE 1
Comparison of Keff with air gaps and Keff without air gaps.
Keff
%
Inorganic
Organic
no air
Keff
reduction
Dielectric
Dielectric
gaps
with air gaps
in Keff
SiO2 (K = 4)
SiLK(K = 2.6)
3.30
2.70
18%
SiCOH (K = 3)
SiLK(K = 2.6)
2.80
2.24
20%
p-SiCOH* (K = 2.5)
SiLK(K = 2.6)
2.55
1.99
22%
p-SiO2* (K = 2)
p-SiLK*(K = 2.2)
2.10
1.68
20%
(*The “p-” indicates that the dielectric is a porous dielectric.)
After the air gaps 26 are formed, the surface 28 of the first metal wiring layer 20 is sealed to prevent metal, deposited in the next step, from leaking into the air gaps 26. This may be accomplished in several different ways. For example, a conformal liner 30, such as a dielectric having a low dielectric constant, i.e., SiCOH, SiO2, SiN, SiC, and SiCN, etc., is deposited over the surface 28 of the first metal wiring layer 20 (
Alternatively, if the air gaps 26 are small, e.g., in the range of about 1-10 nm, the metal deposited in the following step may be sufficient to seal the air gaps 26. A plasma vapor deposition (PVD), chemical vapor deposition (CVD), atomic layer deposition (ALD), or other similar deposition technique may also be used to deposit the metal such that very few metal ions actually penetrate the air gaps 26.
After the air gaps 26 are sealed, if a separate sealing process is used as described supra, a conductive material 32 is deposited over the surface 28 of the first wiring level 20 filling the first and second features 22, 24 (
The first metal wiring level 20 illustrated in this example is a single damascene wiring level. As illustrated in
Alternating layers of organic dielectric material 40a-40f and inorganic dielectric material 42a-42f are deposited on the surface 40 of the third insulative layer 38, as shown in
After the second wiring level 50 is formed, a first dual damascene feature 44 is formed within the alternating layers of inorganic dielectric material 40a-40f, organic dielectric material 42a-42f, and the third insulative layer 38. As illustrated in
As illustrated in
After the first and second dual damascene features 44, 46, 48 are formed, a selective etch is performed to remove at least portions of the organic dielectric material 40a-40f within the second wiring level 50. As described above, where the organic dielectric material comprises p-SILK™ and the inorganic dielectric material comprises p-OSG, an N2 plasma, H2 plasma, or other similar plasma etch may be used to selectively remove the organic dielectric material. The N2 or H2 etch may be operated in a pressure range of about 3-200 mT at typical parallel plate or high density plasma power and flow conditions.
As illustrated in
A conductive material 54 is deposited over the surface of the second wiring level 50 filling the via trench 44 and trenches 46, 48 (
Formation of air gaps within the metal wiring levels of the present invention provides a decreased overall capacitance of the device. This is particularly helpful as devices become smaller and smaller, and the distance between device features continues to decrease.
Patent | Priority | Assignee | Title |
8637937, | Aug 08 2008 | Veeco Instruments INC | Through silicon via for use in integrated circuit chips |
8735251, | Aug 08 2008 | Veeco Instruments INC | Through silicon via and method of fabricating same |
Patent | Priority | Assignee | Title |
5461003, | May 27 1994 | Texas Instruments Incorporated | Multilevel interconnect structure with air gaps formed between metal leads |
5468685, | Mar 31 1992 | Mitsubishi Denki Kabushiki Kaisha | Method for producing a semiconductor integrated circuit |
5470801, | Jun 28 1993 | LSI Logic Corporation | Low dielectric constant insulation layer for integrated circuit structure and method of making same |
5548159, | May 27 1994 | Texas Instruments Incorporated | Porous insulator for line-to-line capacitance reduction |
5965202, | May 02 1996 | Bell Semiconductor, LLC | Hybrid inorganic-organic composite for use as an interlayer dielectric |
5994776, | Jan 11 1996 | GLOBALFOUNDRIES Inc | Interlevel dielectric with multiple air gaps between conductive lines of an integrated circuit |
6090698, | Jul 23 1999 | BROOKS, GERALD | Fabrication method for an insulation structure having a low dielectric constant |
6265780, | Dec 01 1998 | HANGER SOLUTIONS, LLC | Dual damascene structure for the wiring-line structures of multi-level interconnects in integrated circuit |
6287979, | Apr 17 2000 | Chartered Semiconductor Manufacturing Ltd. | Method for forming an air gap as low dielectric constant material using buckminsterfullerene as a porogen in an air bridge or a sacrificial layer |
6319854, | Feb 12 1998 | Matsushita Electric Industrial Co., Ltd. | Method of forming porous film and material for porous film |
6362091, | Mar 14 2000 | Intel Corporation | Method for making a semiconductor device having a low-k dielectric layer |
6387824, | Jan 27 1999 | Godo Kaisha IP Bridge 1 | Method for forming porous forming film wiring structure |
6413852, | Aug 31 2000 | GLOBALFOUNDRIES U S INC | Method of forming multilevel interconnect structure containing air gaps including utilizing both sacrificial and placeholder material |
6479374, | Apr 01 1998 | Asahi Kasei Kabushiki Kaisha | Method of manufacturing interconnection structural body |
6577011, | Jul 10 1997 | GLOBALFOUNDRIES Inc | Chip interconnect wiring structure with low dielectric constant insulator and methods for fabricating the same |
6589644, | May 28 1997 | Nippon Steel Corporation | Low dielectric constant materials and their production and use |
6596467, | Sep 13 2000 | Shipley Company, L.L.C. | Electronic device manufacture |
6596624, | Jul 31 1999 | International Business Machines Corporation | Process for making low dielectric constant hollow chip structures by removing sacrificial dielectric material after the chip is joined to a chip carrier |
6603204, | Feb 28 2001 | GLOBALFOUNDRIES Inc | Low-k interconnect structure comprised of a multilayer of spin-on porous dielectrics |
7172980, | Feb 18 2003 | STMICROELECTRONICS FRANCE | Process for fabricating an integrated electronic circuit that incorporates air gaps |
20020055243, | |||
20030114013, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Aug 29 2008 | International Business Machines Corporation | (assignment on the face of the patent) | / | |||
Jun 29 2015 | International Business Machines Corporation | GLOBALFOUNDRIES U S 2 LLC | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 036550 | /0001 | |
Sep 10 2015 | GLOBALFOUNDRIES U S 2 LLC | GLOBALFOUNDRIES Inc | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 036779 | /0001 | |
Sep 10 2015 | GLOBALFOUNDRIES U S INC | GLOBALFOUNDRIES Inc | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 036779 | /0001 | |
Nov 27 2018 | GLOBALFOUNDRIES Inc | WILMINGTON TRUST, NATIONAL ASSOCIATION | SECURITY AGREEMENT | 049490 | /0001 | |
Oct 22 2020 | GLOBALFOUNDRIES Inc | GLOBALFOUNDRIES U S INC | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 054633 | /0001 | |
Nov 17 2020 | WILMINGTON TRUST, NATIONAL ASSOCIATION | GLOBALFOUNDRIES U S INC | RELEASE BY SECURED PARTY SEE DOCUMENT FOR DETAILS | 056987 | /0001 |
Date | Maintenance Fee Events |
Mar 19 2010 | ASPN: Payor Number Assigned. |
Oct 18 2013 | REM: Maintenance Fee Reminder Mailed. |
Jan 30 2014 | M1551: Payment of Maintenance Fee, 4th Year, Large Entity. |
Jan 30 2014 | M1554: Surcharge for Late Payment, Large Entity. |
Aug 24 2017 | M1552: Payment of Maintenance Fee, 8th Year, Large Entity. |
Oct 25 2021 | REM: Maintenance Fee Reminder Mailed. |
Apr 11 2022 | EXP: Patent Expired for Failure to Pay Maintenance Fees. |
Date | Maintenance Schedule |
Mar 09 2013 | 4 years fee payment window open |
Sep 09 2013 | 6 months grace period start (w surcharge) |
Mar 09 2014 | patent expiry (for year 4) |
Mar 09 2016 | 2 years to revive unintentionally abandoned end. (for year 4) |
Mar 09 2017 | 8 years fee payment window open |
Sep 09 2017 | 6 months grace period start (w surcharge) |
Mar 09 2018 | patent expiry (for year 8) |
Mar 09 2020 | 2 years to revive unintentionally abandoned end. (for year 8) |
Mar 09 2021 | 12 years fee payment window open |
Sep 09 2021 | 6 months grace period start (w surcharge) |
Mar 09 2022 | patent expiry (for year 12) |
Mar 09 2024 | 2 years to revive unintentionally abandoned end. (for year 12) |