Disclosed is a packet communication device capable of flexibly adding a function easily without suspending the service. To the switch element (SWE), the interface element (IFE) and the controller (CTRL) are connected. The function processor (FP) can be connected to SWE in accordance with the necessary function and number. In the IFE, it is judged what kind of functional processing is required for an incoming packet, and through which output IFE, the transmission is performed to the outside, and the forwarding information when the packet is forwarded within the packet device on the basis of the judgment result will be imparted to the packet.
|
5. A packet communication device, comprising:
a plurality of line interfaces capable of reception or transmission of a packet;
a plurality of functional processors capable of performing the same functional processing on an incoming packet received by any of said plurality of line interfaces;
a plurality of ports to which said plurality of line interfaces and said plurality of functional processors are connected;
a function item judgment unit for judging a function item to be required for said incoming packet; and
a forwarding information generator for determining a forwarding port of said incoming packet in response to said function item judged by said function item judgment unit, and imparting to said incoming packet forwarding information for designating said forwarding port,
wherein when the same address information is imparted to said incoming packet to be received successively by any of said plurality of line interfaces, a port to which the same functional processor is connected of said plurality of functional processors, is fixedly designated as said forwarding port;
a forwarding path switching unit for switching a forwarding path when forwarding among said plurality of ports based on said forwarding information,
when said function item judgment unit has judged that a plurality of functional processings are required for said incoming packet the plurality of forwarding information corresponding to functional processors capable of executing said required functional processings is imparted to said incoming packet at the forwarding information generator in order to forward said incoming packet successively to a plurality of ports to which the functional processors capable of executing said required functional processings are connected respectively.
3. A packet communication device, comprising:
a plurality of line interfaces capable of reception or transmission of a packet;
one or a plurality of functional processors to be used to perform functional processing on an incoming packet received by any of said plurality of line interfaces;
a plurality of ports to which said plurality of line interfaces and said one or a plurality functional processors are connected;
a function item judgment unit for judging a function item to be required for said incoming packet;
a forwarding information generator for determining a forwarding port for said incoming packet in accordance with said function item obtained by judging by said function item judgment unit, and imparting to said incoming packet forwarding information for designating said forwarding port; and
a functional processor with a forwarding information generation function for performing functional processing on said incoming packet, determining, as a forwarding port, a port to which any of said plurality of line interfaces is connected based on a result of said functional processing, and imparting to said incoming packet forwarding information corresponding to said forwarding port,
when said function item judgment unit has judged that a plurality of functional processings are required for said incoming packet the plurality of forwarding information corresponding to functional processors capable of executing said required functional processings is imparted to said incoming packet at the forwarding information generator in order to forward said incoming packet successively to a plurality of ports to which the functional processors capable of executing said required functional processings are connected respectively,
wherein said function item judgment unit and said forwarding information generator are incorporated in at least in one of said plural line interfaces, and
wherein when a forwarding port cannot be determined, said incoming packet is forwarded to a port to which a functional processor with said forwarding information generation function is connected.
1. A packet communication device, comprising:
a plurality of line interfaces capable of reception or transmission of a packet;
a plurality of ports to which said plurality of line interfaces are connected and to which at least one functional processor to be used to perform functional processing on an incoming packet received by any of said plurality of line interfaces can be connected as needed;
a function item judgment unit for judging a function item to be required for said incoming packet;
a forwarding information generator for determining a forwarding port for said incoming packet in accordance with said function item obtained from judging by said function item judgment unit and imparting to said incoming packet forwarding information for designating said forwarding port;
a forwarding path switching unit for switching a forwarding path when forwarding said incoming packet among said plurality of ports based on said forwarding information,
wherein when said function item judgment unit has judged that a plurality of functional processings are required for said incoming packet, the plurality of forwarding information corresponding to functional processors capable of executing said required functional processings is imparted to said incoming packets at the forwarding information generator in order to forward said incoming packets successively to a plurality of ports to which the functional processors capable of executing said required functional processings are connected respectively,
wherein in order to forward those incoming packets which have been subjected to said plurality of functional processing to any of said plurality of line interfaces, said forwarding information generator further imparts, to said packet, forwarding information corresponding to a port, to which the said line interface is connected for forwarding said incoming packets; and
a forwarding information eliminator for eliminating, after said incoming packet is forwarded to a predetermined port based on said forwarding information, forwarding information corresponding to said port from forwarding information added to said incoming packet.
2. The packet communication device according to
4. The packet communication device according to
wherein when said incoming packet conforms to a second predetermined communication protocol, in said functional processor with said forwarding information generation function a port to which a line interface for transmitting said incoming packet to the outside is connected is determined as a forwarding port.
6. The packet communication device according to
one or plural functional processors each capable of a functional processing different from functional processings of the other functional processors,
wherein when it has been judged by said function item judgment unit that plural types of functional processings are necessary for said incoming packet, said forwarding information generator imparts, to said incoming packet, a plurality of forwarding information corresponding to a plurality of ports, to which plural types of functional processors corresponding to functional processing of said plural types are connected respectively.
7. The packet communication device according to
a function search unit for searching, based on address information imparted to said incoming packet, types of functional processing required by said incoming packet and a port to which a line interface for transmitting said incoming packet after the processing to the outside is connected;
a function item search unit for searching function items of functional processors connected to said plural ports and a connection number for each function item; and
a port search unit for searching function items of functional processors to be connected correspondingly to each of said plural ports.
|
The present invention relates to a packet communication device capable of easily adding a function to be requested and on adding the function, capable of minimizing a time period for suspending the service.
In recent years, data traffic mainly based on use of Internet has been abruptly increasing. There is also a move afoot to do, on the Internet, highly reliable service of high quality such as transaction processing which has conventionally been performed using a leased line. In order to cope with this, it is required to meet the tendency of not only a transmission path, but also the packet data communication device with larger capacity, higher speed and higher reliability. Further, in order to cope with a new routing protocol or a new service quickly in the future, or in order to make it possible to simply add a necessary function, the flexibility of adding a function is requested for the packet data communication device.
For example, a router device performs layer 3 processing as a packet data communication device. Particularly, many high-performance router devices enable high performance routing and forwarding with hardware. The structure of a hardware router has been disclosed in Non-patent Literature 1, for example.
Another example of the structure of hardware router is disclosed in a Patent Literature 1.
Furthermore, in a Patent Literature 2, there has been disclosed a hardware router in which a labeling packet and the IP packet are judged by an input line interface, and the IP header is transmitted to a forwarding engine for being processed according to the judgment result. However, no consideration has been given to scalability or extensibility of the processing.
[Non-Patent Literature 1]
Itaru Mimura and two others, “Terabit Node for Next-generation IP Networks”, [online], December 2000, HITACHI REVIEW, retrieved on Jan. 30, 2003, Internet.
[Patent Literature 1]
U.S. Pat. No. 5,905,725
[Patent Literature 2]
JP-A No. 64542/2002
The switch shown in the Non-Patent Literature 1 is comparatively high in scalability in processing capacity because the routing function and the forwarding function are separated. In the structure shown in the Non-Patent Literature 1, however, the forwarding controller and the routing controller are tightly coupled and are mounted on the same routing processor. When it is considered that these are implemented with hardware, in order to cope with new routing protocol or a new service quickly, the whole hardware needs to be modified. In other words, the structure is not suitable for adding new function easily.
Also, the switch disclosed in the Patent Literature 1 has good efficiency of buffer memory usage, because the routing function and the forwarding function are centralized, and has a feature that the device can be downsized. However, it is difficult to scale up this structure, because processing of the routing function and the forwarding function is prone to become a bottleneck of the system. Therefore the structure is inferior in terms of performance scalability. The routing function and the forwarding function are separated in this system and in order to, for example, cope with new protocol, it is required to remake the routing hardware. Therefore it does not have flexibility in adding a function. Besides, this system does not have a structure in which any application layer services can be added as needed.
An object of the present invention is to provide a packet communication device having flexibly in terms of adding a function. Specifically, a packet communication device of minimum subset structure having only a simple packet forwarding function, is provided as a base model. Also, in order to implement function of scalability and upgradability, it is another object of the present invention to provide a packet communication device capable of adding functions such as application layer processing and functional service to the base model as needed. More specifically, it is still another object of the present invention to provide a packet communication device such that an incoming packet may be able to selectively use one or a plurality of these functional services when a plurality of functional services is provided. Further, it is still another object of the present invention to provide a packet communication device having such performance scalability as to easily enhance and upgrade the performance without suspending the service according to necessary performance of the same function.
To solve the above-described problems, the present invention provides: a plurality of line interfaces capable of at least one of reception and transmission of a packet; a plurality of ports, to which the plurality of line interfaces are connected, and to which at least one functional processor, to perform functional processing on an incoming packet received by any of the plurality of line interfaces, can be installed as needed; a function item judgment unit for judging a function item to be required for the incoming packet; a forwarding information generator for determining a forwarding port for the incoming packet in accordance with the function item obtained by judging by the function item judgment unit, and imparting, to the incoming packet, the forwarding information, that is information for designating the forwarding port; and a forwarding path switching unit for switching the forwarding path when forwarding among the plurality of ports on the basis of the forwarding information.
The present invention exhibits the following effects:
(1) When constituting a packet communication device, it is possible to provide a packet communication device having such function scalability as to be able to add functions such as application layer processing and functional service to the base model as a functional module with a packet communication device having only a simple forwarding function of, for example, layer 2 or layer 3 as a base model.
(2) It is possible to provide a packet communication device having such function scalability as to be able to add functions such as application layer processing and functional service to the base model as a functional module with a packet communication device having only a simple forwarding function of, for example, layer 2 or layer 3 as a base model, in which when a plurality of functional services is provided, an incoming packet is capable of selectively using one or a plurality of these functional services.
(3) It is possible to provide a packet communication device having such function scalability as to be able to add functions such as application layer processing and functional service to the base model as a functional module with a packet communication device having only a simple forwarding function of, for example, layer 2 or layer 3 as a base model, in which when a plurality of functional services are provided, the packet communication device has such performance scalability as to be able to easily enhance and upgrade the performance without suspending the service by adding a functional module in accordance with necessary performance of the function.
With reference to
A frame inputted into the device is subjected to physical layer processing in the network interface 21. When it is connected to Ethernet (registered trade-mark), the frame is subjected to MAC (Media Access Control) layer processing. Thereafter, in the layer 2 processor 22, the object output port of the destination MAC address will be identified by using the destination address, the source address, VID (VLAN ID), FDB (Forwarding Database) and the like.
Thereafter, the frame (which is referred to as packet in the layer 3) is inputted into an ingress forwarding processor 23. The ingress forwarding processor 23 is composed of a function search key extractor 232, a function search table 233 and a destination FP header generator 234. From the packet, header information is extracted by the function search key extractor 232. With this header information as a key, the function search table 233 tells whether or not functional processing is necessary, and which functional processing is required.
Next, the functional processing will be described. In the present embodiment, the functional processing means processing of a higher order than the layer 3. As its example, there are security processing such as filtering, processing of application layer and the like. When filtering processing is performed as, for example, functional processing, the FP3A takes such structure as shown in
With reference to
Using the search result from the function search table 233, a port number (one or plural) of FP3 corresponding to the functional processing to be required and a port number of IFE2 at the output destination are added to the packet at the destination header generator 234 (
A packet outputted from an ingress forwarding processor 23 (
The packet outputted from the packet buffer 24 is outputted to SWE1 shown in
Next, the description will be made of how the packet will be forwarded in the packet communication device.
Packet Forwarding Requiring No Function
With reference to
In the above-described example, only forwarding processing of a packet is performed. When no functional processing is required for the packet communication device, FP-A to FP-D 3A to 3D will not be needed. In this case, it can be made into a packet communication device having simple structure at low cost.
When it becomes necessary to add functional processing in addition in the future, it is possible to add a desired functional processor without suspending an operation of the packet communication device.
Packet Forwarding Requiring One Functional Processing
First a packet with stacked port numbers (forwarding information) will reach FP-A 3A through SWE1 in accordance with forwarding information corresponding to a port number P5, and be subjected to desired functional processing.
Next, forwarding information (in the case of this example, forwarding information corresponding to the port number P5) imparted at the head is deleted from the packet subjected to the functional processing at a header processor 31. This packet is switched in accordance with forwarding information (in the case of this example, forwarding information corresponding to the port number P3) which will appear at the head next time, and is forwarded to an egress IFE2-3.
Packet Forwarding Requiring Plural Functional Processing
Forwarding information concerning a port number P5 of a port, to which FP-A 3A is connected, a port number P6 of a port, to which FP-B 3B is connected, and a port number P4 of a port, to which an egress IFE2 is connected, is stacked to the packet header in order at the destination header generator 23. In this case, concerning port numbers of ports to which respective FP-A to FP-D 3A to 3D are connected respectively, it may be possible to arrange the structure such that port numbers corresponding to each functional processing are retained on the function search table 233, or such that the destination header generator 234 is provided with a list of correspondence between functional processing and port information.
In
In this example, a case where the packet is subjected to two types of functional processing is shown, but when subjected to n types of functional processing, information corresponding to n-pieces of port numbers which correspond to respective FP can be stacked as forwarding information in advance. Also, when the packet has priority in plural functional processing, a port number of FP corresponding to functional processing with higher priority is stacked at the head of the forwarding information. Thereby, it becomes possible for each packet to be subjected to functional processings considering priorities of them. For example, only a packet which has passed through the filtering processing is subjected to the next functional processing. Therefore, it becomes possible to perform processing with efficiency.
In the examples described above, the function search table 233 (
In
In this case, regarding the port number corresponding to each of the respective FP-A to FP-D 3A to 3D, it may be possible to arrange the structure such that port numbers corresponding to each functional processing are retained on the function search table 233, or such that the destination header generator 234 is provided with a list of correspondence between functional processing and port information.
The packet to which forwarding information stacked has been imparted reaches FP-A 3A through SWE1 first in accordance with forwarding information corresponding to the port number P5 and be subjected to desired functional processing. After subjected to the functional processing at FP-A 3A, forwarding information (in the case of this example, information corresponding to the port information P5) imparted at the head of the packet is deleted at the header processor 31 (
In FP-B 3B, as the result of search processing based on address information in the header information, the packet obtains port information (in the case of this example, corresponds to the port number P4 of a port to which IFE-4 2-4 is connected) of egress IFE2. After the forwarding information (in the case of this example, information corresponding to the port number P6) imparted at the head of the packet is deleted at the header processor 31 (
In the first embodiment, the description has been made of a case where each of FP-A to FP-D 3A to 3D has a functional processing function different from one another. In a packet communication device according to the second embodiment, in a case where the device is insufficient in processing capacity when an attempt is made to execute a predetermined function with one FP3, the processing will be performed by additionally installing a plurality of FP3, each having the same function. In other words, a plurality of FP3 having the same function will be installed to perform load balancing among the plurality of FP3.
Since the structure of each of IFE-1 to IFE-4 2-1 to 2-4 is the same as the structure shown in
The ingress forwarding processor 23 for performing load balancing of functional processing is composed of: a function search key extractor 232; a function search table 233; a destination header generator 234; a function item table 238; a port table 239; and a HASH function block 237.
When a packet is inputted into the ingress forwarding processor 23, the function search key extractor 232 reads out address information from a header imparted to the packet to transmit this information to the function search table 233 and the HASH function block 237. The packet itself is transmitted to the destination header generator 234. In the function search table 233, it will be searched with the address information as a key to find which function the packet to be inputted requests, and which is a port number, to which IFE2 at the output destination is connected.
One or plural function IDs (which represent function items the inputted packet requires) to be outputted from the function search table 233 will be transmitted to the function item table 238 and the port table 239. Also, the port number of IFE2 at the output destination will be transmitted to the destination header generator 234.
The function item table 238 controls a function item 2381 and an installation count 2382 of FP which corresponds to the function item, and outputs an installation count 2382 of FP corresponding to the requested function inputted to the HASH function block 237.
The HASH function block 237 calculates an integer value which is uniquely determined in accordance with the address from the address of the packet and FP installation count 2382 of a function which the packet requests. For example, when the FP installation count 2382 corresponding to a function item 2381 is N (where it is assumed that 1<N), in the HASH function block 237, a value of n (where 1≦n≦N) which is determined fixedly for the address will be calculated by a HASH operation.
As one example of a method of constituting the HASH function block 237, it can be constituted as described below. That is, the HASH function block 237 is preferably composed of (M−1) types of HASH functions corresponding to each of a variance number 2 to M (where M is a maximum load balancing number which is assumed as a system in advance) so that this can meet various FP installation count 2382. Thus, the HAS function is switched correspondingly to the FP installation count 2382 to be inputted into the HASH function block 237. The HASH function is constituted as described above, whereby it becomes unnecessary to recombine the HASH functions every time FP 3 is increased and decreased.
The result of HASH operation is transmitted to the port table 239. The port table 239 is composed of: port numbers (2391) and function items (2392) of ports, to which FP-A1 to FP-A3, FP-B 3A1 to 3A3 and 3B are connected respectively, and a VALID flag (2393) indicating whether or not each of FP 3A1 to 3A3 and 3B is valid, that is, whether it is ready to use or not.
First, a valid port number 2391 which has been entered in a n-th place is searched out of port numbers 2391 of FP3 which have been entered on the port table 239 and have the functions concerned, on the basis of an integer value n to be outputted from the HASH function block 237. Next, the selected port number is transmitted to the destination header generator 234. In this case, the valid port number is a port number at which the VALID flag 2393 has been set validly. For example, in
The destination header generator 234 stacks forwarding information corresponding to an egress IFE port number received from the function search table 233 and all port numbers received from the port table 239 to impart to the packet.
As described above, a packet communication device according to the second embodiment performs load balancing among a plurality of FPs having the same function on the basis of the address of the packet, whereby it is possible to provide functional processing capability as needed.
Also, since packets having the same address can be subjected to the processing always by means of the function of the HASH function block 237 at the same FP3, when being subjected to functional processing, it is possible to keep integrity of the sequence of flow of the packet, and therefore, it becomes also possible to assemble the packet and be subjected to processing at the application layer.
In order to increase the processing capability of a specific function, the FP3 concerned will be added and installed on an empty port of SWE1. At this time, a processor installation count of the function concerned of the function item table 238 is updated, a function item of FP3 newly added and a port number is added to the port table 239. In this case, it is not necessary to change a function search table 233 having an enormous amount of entries of address, but since the processing is completed only by updating the function item table 238 and the port table 239, it becomes possible to extend or delete functions without suspending the service.
Renewal of information of the function item table 238 and the port table 239 associated with changes (extension, deletion, the above-described changes in setting of validity and invalidity, and the like) of functions is performed by a management console 5 to be connected to CTRL4 (
The description will be made of an example in which IFE2 for constituting a packet communication device for performing load balancing of functional processing among a plurality of FP3 has different structure from a packet communication device according to the second embodiment.
Since a packet communication device according to the third embodiment is similar to the packet communication device according to the second embodiment shown in
Since the internal structure of each of IFE-1 to IFE-4 2-1 to 2-4 of the packet communication device according to the third embodiment is also the same as the structure shown in
The ingress forwarding processor 23 corresponding to load balancing of functional processing is composed of: a function search key extractor 232; a function search table 233; a destination header generator 234; a function decoder 235; a function register 236; and a HASH function block 237.
The function register 236 is composed of a function register A 236A, a function register B 236B, a function register C 236C, . . . which are to be disposed in accordance with the type of function.
When a packet is inputted into the ingress forwarding processor 23, the function search key extractor 232 reads out address information from a header imparted to the packet to transmit this information to the function search table 233 and the HASH function block 237. The packet itself is transmitted to the destination header generator 234.
In the function search table 233, it will be searched with the address information as a key to find a function the packet requests, and a port number, to which IFE2 at the output destination is connected. One or plural functions ID (information concerning function item) to be outputted from the function search table 233 will be transmitted to the function decoder 235. Information concerning the port number of IFE2 at the output destination also will be transmitted to the destination header generator 234. The function decoder 235 decodes function ID to be inputted to select any of a plurality of function registers 236 (236A to 236C).
The respective function registers 236A, 236B, . . . are composed of: an installation count 2361 of usable FP3 corresponding to the function; a port number 2362 indicating to which port of SWE1 (
The HASH function block 237 receives FP installation counts 2361 from the respective function registers, and calculates an integer value which is uniquely determined on the basis of the address inputted from the function search key extractor 232 and the FP installation counts 2361 to return the result to the function register 236.
For example, when the FP installation count 2361 corresponding to a certain function is n (where it is assumed that 1<n), the HASH function block calculates any of values from 1 to n which is determined fixedly to the address in the header information to be imparted to the packet by a HASH function to return to the function register 236. The respective function registers 236 transmit, to the destination header generator 234, a valid port number which has been stored at an address position corresponding to an integer value obtained from the HASH function block 237. In this case, the valid port number is a port number at which the VALID flag (2361) has been set “validly”.
For example, in
As described above, the load balancing is performed among a plurality of FPs having the same function on the basis of the address of the packet, whereby it is possible to provide functional processing capability as needed.
Also, since packets having the same address can be forwarded to the same FP3 for processing, when being subjected to functional processing, it is possible to prevent the order of flow of the packet from being reversed, and therefore, it becomes also possible to assemble the packet and be subjected to processing at the application layer.
When increasing the processing capability of a specific function, if the FP3 concerned is added and installed on an empty port of SWE1, a new port number 2362 is added to the function register 236 concerned, and the installation count 2361 and the VALID flag 2363 are updated, it will be possible to easily add the load balancing number from n-parallel to n+1 parallel, n+2 parallel, . . . . In this case, it is not necessary to change the function search table 233 having an enormous amount of entries of address, but since the processing is completed only by changing the function register 236, it becomes possible to extend or delete functions without suspending the service.
The processing procedure of expansion/removal becomes simpler in the sense that in the packet communication device according to the second embodiment shown in
In this respect, the structure of the HASH function block 237 in the packet communication device according to the third embodiment is capable of easily coping with an increase and decrease of the FP3 because it has the similar structure to one described in the second embodiment.
As described above, according to the packet communication devices of the first to third embodiments, addition and removal of a function can be easily performed. Specifically, it is possible to provide such a packet communication device that a packet communication device based on the provision of only a simple forwarding function of the layer 2 or the layer 3 is made into a base model and when a functional service such as application layer processing or security is required, these can be added to the base model as a functional packet processing module or a functional switch module as needed.
Further, correspondence relationship between a flow of packet and the function concerned, and relationship between various functions, their installation counts and physical installation positions are separated and controlled, whereby it is possible to provide a packet communication device capable of easily adding and removing a functional packet processing module without suspending the service.
In the first to third embodiments described above, the description has been made of an example in which a packet is forwarded on the basis of forwarding information and a port number which has become unnecessary after termination of the processing is deleted successively from the forwarding information. In contrast to this, while the packet is being forwarded within the packet communication device, it may be possible to continue to retain all the forwarding information in a stacked state and to determine the next forwarding destination according to pointer information indicating where the next forwarding destination is. In this case, the forwarding information and the pointer information can be erased at a point of time whereat all the processing has been completed. For example, at a step before the packet is transmitted to the outside of the device after it is forwarded to the egress IFE2, the above-described forwarding information and pointer information can be erased.
Also, in the foregoing, the description has been made of an example in which the forwarding information is handled as so-called header information in which the forwarding information is added to the head of the packet, but the present invention is not limited thereto.
In addition, it goes without saying that a number of ports to be provided on the packet communication device and a number of FP3 and IFE4 can be increased and decreased as needed.
In the above-described embodiments, “packets having the same address” may be packets having the same source address, or may be packets having the same destination address. Or, it may be packets having the same source destination address. Further, it may be packets to be outputted to the same line interface.
The present invention includes the following example as an embodiment.
[1] A packet communication device, comprising:
Patent | Priority | Assignee | Title |
8312292, | Jul 31 2007 | Viasat, Inc | Input output access controller |
8392983, | Jul 31 2007 | Viasat, Inc | Trusted labeler |
8848703, | Jan 13 2011 | Kabushiki Kaisha Toshiba | On-chip router and multi-core system using the same |
9819616, | Jun 30 2011 | Astrium Limited | Apparatus and method for use in a spacewire-based network |
Patent | Priority | Assignee | Title |
5414704, | Oct 22 1992 | ENTERASYS NETWORKS, INC | Address lookup in packet data communications link, using hashing and content-addressable memory |
5905725, | Dec 16 1996 | Juniper Networks | High speed switching device |
5918074, | Jul 25 1997 | WSOU Investments, LLC | System architecture for and method of dual path data processing and management of packets and/or cells and the like |
6320859, | Oct 31 1997 | RPX CLEARINGHOUSE LLC | Early availability of forwarding control information |
6424659, | Jul 17 1998 | SONUS NETWORKS, INC | Multi-layer switching apparatus and method |
6934283, | Nov 08 1999 | Hewlett Packard Enterprise Development LP | System and method for source defined packet routing |
6944168, | May 04 2001 | RPX Corporation | System and method for providing transformation of multi-protocol packets in a data stream |
7006504, | Oct 23 2000 | Electronics and Telecommunications Research Institute; Korea Telecom | VC merging apparatus and method for establishing/terminating connection thereof |
7164698, | Mar 24 2000 | Juniper Networks, Inc | High-speed line interface for networking devices |
7394825, | Dec 10 2002 | Electronics and Telecommunications Research Institute | 10-gigabit Ethernet line interface apparatus and method of controlling the same |
7400015, | Jan 15 2007 | GLOBALFOUNDRIES U S INC | Semiconductor structure with field shield and method of forming the structure |
7424019, | Nov 27 2001 | MARVELL ISRAEL M I S L LTD | Packet header altering device |
20020126671, | |||
20030041163, | |||
JP10023072, | |||
JP11205339, | |||
JP2001007847, | |||
JP2001211203, | |||
JP200264542, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Dec 08 2003 | MORIWAKI, NORIHIKO | Hitachi, LTD | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 014907 | /0229 | |
Jan 20 2004 | Hitachi, Ltd. | (assignment on the face of the patent) | / |
Date | Maintenance Fee Events |
Aug 03 2011 | ASPN: Payor Number Assigned. |
Aug 03 2011 | RMPN: Payer Number De-assigned. |
Jan 02 2014 | M1551: Payment of Maintenance Fee, 4th Year, Large Entity. |
Jan 11 2018 | M1552: Payment of Maintenance Fee, 8th Year, Large Entity. |
Mar 14 2022 | REM: Maintenance Fee Reminder Mailed. |
Aug 29 2022 | EXP: Patent Expired for Failure to Pay Maintenance Fees. |
Date | Maintenance Schedule |
Jul 27 2013 | 4 years fee payment window open |
Jan 27 2014 | 6 months grace period start (w surcharge) |
Jul 27 2014 | patent expiry (for year 4) |
Jul 27 2016 | 2 years to revive unintentionally abandoned end. (for year 4) |
Jul 27 2017 | 8 years fee payment window open |
Jan 27 2018 | 6 months grace period start (w surcharge) |
Jul 27 2018 | patent expiry (for year 8) |
Jul 27 2020 | 2 years to revive unintentionally abandoned end. (for year 8) |
Jul 27 2021 | 12 years fee payment window open |
Jan 27 2022 | 6 months grace period start (w surcharge) |
Jul 27 2022 | patent expiry (for year 12) |
Jul 27 2024 | 2 years to revive unintentionally abandoned end. (for year 12) |