A circuit arrangement for signal mixing. One embodiment provides a circuit arrangement for mixing an input signal with at least one carrier signal. The circuit arrangement includes a current source and a current sink. The current source and the current sink have a mixer core coupled between them which provides cross-coupling between mixer input connections and mixer output connections.
|
1. A circuit arrangement comprising:
a current source;
a current sink; and
a mixer core coupled between the current source and the current sink comprising:
mixer input connections for coupling the current sink and the current source; and
mixer output connections; and
carrier signal inputs configured for supplying at least one carrier signal to the mixer core, and
wherein the mixer core provides cross-coupling between the mixer output connections and the mixer input connections on the basis of the at least one carrier signal, and
wherein a first current sink input signal and a second current sink input signal are in the form of a differential signal to be mixed and a first current source input signal and a second current source input signal are input to the current source in the form of a differential signal to be mixed.
6. A circuit arrangement for mixing an input signal with at least one carrier signal, comprising:
a current source, to which the input signal is supplied as a current source input signal and which outputs a signal to be mixed on the basis of the current source input signal;
a current sink, to which the input signal is supplied as a current sink input signal and which receives the signal to be mixed on the basis of the current sink input signal; and
a mixer core which is connected between the current source and the current sink and which has:
mixer input connections for connecting the current sink and the current source; and
mixer output connections;
carrier signal input connections for supplying the at least one carrier signal to the mixer core,
wherein the mixer core provides cross-coupling between the mixer output connections and the mixer input connections on the basis of the at least one carrier signal.
17. A method for mixing an input signal with at least one carrier signal, comprising:
outputting a signal to be mixed from a current source, to which the input signal is supplied as a current source input signal, on the basis of the current source input signal;
inputting the signal to be mixed into mixer input connections of a mixer core connected to the current source;
outputting the signal to be mixed from mixer input connections of the mixer core connected to the current source;
receiving the signal to be mixed using a current sink, connected to the mixer input connections and to which the input signal is supplied as a current sink input signal, on the basis of the current sink input signal; and
supplying the at least one carrier signal to the mixer core, connected between the current source and the current sink, via carrier signal input connections of the mixer core,
wherein the mixer core provides cross-coupling between the mixer output connections and the mixer input connections on the basis of the at least one carrier signal.
2. The circuit arrangement of
3. The circuit arrangement of
4. The circuit arrangement of
5. The circuit arrangement of
7. The circuit arrangement of
8. The circuit arrangement of
9. The circuit arrangement of
10. The circuit arrangement of
11. The circuit arrangement of
12. The circuit arrangement of
15. The circuit arrangement of
16. The circuit arrangement of
18. The method of
19. The method of
20. The method of
21. The method of
22. The method of
25. The method of
|
This Utility patent application claims priority to German Patent Application No. DE 10 2007 040 867.8 filed on Aug. 29, 2007, which is incorporated herein by reference.
The present invention relates to a circuit arrangement for signal mixing, and relates particularly to a circuit arrangement for mixing an input signal with at least one carrier signal.
Conventional mixer circuits mix or multiply an audio-frequency, digitally encoded baseband signal with a radio-frequency carrier signal. Such mixer circuits should exhibit a high level of linearity, a high level of common-mode rejection in the baseband signal, low noise and the lowest possible power consumption. In addition, it is desirable to be able to operate a mixer circuit over a broad frequency range. In the case of conventional mixer circuits, a distinction is drawn between “single-balanced” and “double-balanced” mixers. When a mixer receives a differential carrier signal (LO signal) while the signal to be mixed is single-ended, this mixer is referred to as “single-balanced”. When both the carrier signal and the signal to be mixed are of differential design and are supplied to the mixer in differential form, such a mixer is referred to as a “double-balanced” mixer.
A fundamental drawback of the conventional circuit arrangement is the high power consumption of the mixer circuit for setting the operating point when a resistor is used as a load element. If the quiescent current is too low, common-mode components and hence unwanted nonlinearities in the subsequent amplifier stages arise at a high level of signal modulation on the load resistor. The use of coils as a load element results in a reduction in the quiescent current and in the common-mode components, but means that a larger area is used up and that the transfer characteristic of the mixer circuit is frequency dependent.
For these and other reasons, there is a need for the present invention.
The accompanying drawings are included to provide a further understanding of embodiments and are incorporated in and constitute a part of this specification. The drawings illustrate embodiments and together with the description serve to explain principles of embodiments. Other embodiments and many of the intended advantages of embodiments will be readily appreciated as they become better understood by reference to the following detailed description. The elements of the drawings are not necessarily to scale relative to each other. Like reference numerals designate corresponding similar parts.
In the following Detailed Description, reference is made to the accompanying drawings, which form a part hereof, and in which is shown by way of illustration specific embodiments in which the invention may be practiced. In this regard, directional terminology, such as “top,” “bottom,” “front,” “back,” “leading,” “trailing,” etc., is used with reference to the orientation of the Figure(s) being described. Because components of embodiments can be positioned in a number of different orientations, the directional terminology is used for purposes of illustration and is in no way limiting. It is to be understood that other embodiments may be utilized and structural or logical changes may be made without departing from the scope of the present invention. The following detailed description, therefore, is not to be taken in a limiting sense, and the scope of the present invention is defined by the appended claims.
It is to be understood that the features of the various exemplary embodiments described herein may be combined with each other, unless specifically noted otherwise.
The present invention relates to a circuit arrangement for signal mixing, and relates particularly to a circuit arrangement for mixing an input signal with at least one carrier signal.
One or more embodiments relate to an electronic mixer apparatus which has a mixer core connected to a current source and a current sink, wherein the mixer core is supplied both with at least one carrier signal and with an input signal to be mixed. Both the at least one carrier signal and the input signal to be mixed may be in the form of differential signals. The mixer core has two input connections and two output connections which can be cross-coupled on the basis of the at least one supplied carrier signal.
In one or more embodiments provide a highly linear mixer circuit that exhibits good common-mode rejection in the baseband signal, low noise and a low power consumption.
One embodiment provides a current source arranged so as to mirror a current sink, wherein a mixer core is connected symmetrically between the current source and the current sink. The mixer circuit according to one embodiment includes a current source, a current sink and a multiplier core, which connects the current source and the current sink to the load resistor.
A circuit arrangement according to one embodiment for mixing an input signal with at least one carrier signal includes:
a) a current source, to which the input signal is supplied as a current source input signal and which outputs a signal to be mixed on the basis of the current source input signal;
b) a current sink, to which the input signal is supplied as a current sink input signal and which receives the signal to be mixed on the basis of the current sink input signal; and
c) a mixer core which is connected between the current source and the current sink and which has:
c1) mixer input connections for connecting the current sink and the current source; and
c2) mixer output connections;
c3) carrier signal input connections for supplying the at least one carrier signal to the mixer core, wherein
c4) the mixer core provides cross-coupling between the mixer output connections and the mixer input connections on the basis of the at least one carrier signal.
In addition, a method according to one embodiment for mixing an input signal with at least one carrier signal includes:
a) a signal to be mixed is output from a current source, to which the input signal is supplied as a current source input signal, on the basis of the current source input signal;
b) the signal to be mixed is input into mixer input connections of a mixer core connected to the current source;
c) the signal to be mixed is output from mixer input connections of the mixer core connected to the current source;
d) the signal to be mixed is received by using a current sink, which is connected to the mixer input connections and to which the input signal is supplied as a current sink input signal, on the basis of the current sink input signal; and
e) the at least one carrier signal is supplied to the mixer core, connected between the current source and the current sink, via carrier signal input connections of the mixer core, wherein
f) the mixer core provides cross-coupling between the mixer output connections and the mixer input connections on the basis of the at least one carrier signal.
In one embodiment, a mixed signal provided by mixing the input signal with the at least one carrier signal can be tapped off between the mixer output connections.
In another embodiment, the first current sink input signal and the second current sink input signal are in the form of a differential signal to be mixed.
In another embodiment, the first current source input signal and the second current source input signal are in the form of a differential signal to be mixed.
In another embodiment, the carrier signal is in the form of a differential signal.
In another embodiment, the mixer core is formed from paired parallel-connected transistors with a complementary transfer characteristic, e.g., NMOS and PMOS transistors or NPN and PNP bipolar transistors.
In another embodiment, the mixer core is formed from transistors having the same transfer characteristic, e.g., NMOS transistors or NPN bipolar transistors.
In another embodiment, the current source has a regulated cascode.
In another embodiment, the current sink has a regulated cascode.
In one embodiment, the regulated cascode is formed from first and second regulating transistors which interact with first and second voltage amplifiers in the form of operational amplifiers.
In another embodiment, different signals to be mixed are output from the current source and are received by the current sink connected to the mixer input connections.
The current source 300 is connected to a supply voltage unit 104 which provides a supply voltage potential with respect to ground 105. The current sink 200 is connected to ground 105. The mixer core 400 is connected between the current source 300 and the current sink 200. The mixer core 400 has input connections A, B and output connections C, D.
The output connections C, D have a load resistor 108 connected between them, across which a mixed signal 103 can be tapped off as the output signal. The mixer core 400 provides cross-coupling between the mixer output connections C, D and the mixer input connections A, B on the basis of a supplied carrier signal 101a, 101b (detailed description of the changeover—see
(i) First switching state: The input connection A is connected to the output connection C; and the input connection B is connected to the output connection D; and
(ii) Second switching state: The input connection A is connected to the output connection D; and the input connection B is connected to the output connection C.
At the clock rate of the carrier signal 101a, 101b, which may be provided as a differential signal, changeover is effected between the first and second switching states. For the purpose of modulation, a signal to be mixed is multiplied up, i.e. the combination of current sink 200 and current source 300 produces modulation with the current flowing through the mixer core 400 between the mixer connections A and C and B and D (first switching state) and between the connections A and D and the connections B and C (second switching state).
The current is adjusted using an input signal 102a, 102b, which is in the form of a differential input signal in the example illustrated in
The current sink 200 substantially includes switched transistors, i.e. first current sink input transistors 203a-203n and second current sink input transistors 204a-204n. The first and second current sink input transistors are respectively supplied with a first current sink input signal 205a-205n and a second current sink input signal 206a-206n. On the basis of the current sink input signal 203a-203n, 204a-204n, a signal to be mixed 501a, 501b is received in the current sink 200. In addition, the current sink input signal 203a-203n, 204a-204n may be of differential design. Also, the current sink input signal may be digitally encoded.
The circuit nodes A illustrated in
In one embodiment, the first and second current sink regulating transistors form cascode transistors which respectively interact with the first and second current sink amplifiers 201a, 201b in the form of operational amplifiers. The circuit arrangement, respectively include the first and second current sink amplifiers 201a, 201b and the first and second current sink regulating transistors 202a, 202b, together form a regulated cascode.
In one embodiment, the current source 300 is connected between the supply voltage unit 104 and the two mixer input connections A, B. The current source 300, like the current sink 200, has switched transistors and regulated cascodes. A flow of current is provided from the supply voltage unit 104, which provides a supply voltage potential Vdd with respect to ground 105, to the circuit node A, B. In this case, the input signal 102a, 102b is respectively supplied to the current source 300 as a differential current source input signal, i.e. first current source input transistors 302a-302n are supplied with a first current source input signal 305a-305n, while second current source input transistors 304a-304n are supplied with a second current source input signal 306a-306n.
It should be pointed out that the current source input signal 305a-305n, 306a-306n may be in the form of a differential current source input signal. In addition, the current source input signal may be digitally encoded.
As described above with reference to
The differential form of the carrier signal 101a-101b allows cross-coupling to be provided as above in points (i) (first switching state) and (ii) (second switching state). In the first switching state, in which firstly the mixer input connection A is connected to the mixer output connection C and secondly the mixer input connection B is connected to the mixer output connection D, firstly the first mixer transistor 402a and the second mixer transistor 403a and secondly the first mixer transistor 402d and the second mixer transistor 403d are on.
In the other state, i.e. the second switching state (see (ii) above), the first mixer transistor 402b and the second mixer transistor 403b are on and the first mixer transistor 402c and the second mixer transistor 403c are on. The mixer input connections A, B are therefore cross-coupled to the mixer output connections C, D at the clock rate of the carrier signal 101a, 101b.
In the first switching state, the current flows onward from the circuit node A to the circuit node C (
By dint of the cross-coupling, the current flows from the circuit node B to the circuit node D (
In the second switching state (see point (ii) above), the direction of current flow through the load transistor 108 changes, so that a differential output signal is obtained. With the circuit arrangement, the current sink 200 and the current source 300 include switched single transistors and a regulated cascode. At the respective drain node of the switching transistors, the regulated cascode produces a potential which is independent of the input signal. In this way, all input transistors which are on produce an identical current delta through the cascode transistor, i.e. the first and second current sink regulating transistors 202a-202b and the first and second current source regulating transistors 302a-302b. The effect achieved by this is that the current source 300 and the current sink 200 respectively have a linear transfer characteristic.
In addition, as illustrated in
With the circuit arrangement according to one or more embodiments, the load resistor 108 can be deflected symmetrically about a center potential (for example Vdd/2) without the need for a quiescent current potential. This results in low power consumption, since a flow of current needs to be provided only for actuation.
This property is advantageous for systems with a high crest factor, the crest factor denoting the ratio of peak value to average value for a sinusoidal voltage. By way of example, a high crest factor occurs in systems such as WLAN, WiMAX, DVB-H, in which the transmission signal is formed by superimposing many sinusoidal oscillations, denoted as an OFDM method, for example. Overall, reducing common-mode components and increasing the magnitude of the modulation range at a low supply voltage do not require provision of inductances connected in parallel with a load resistor, as in the prior art. This results in a wide useable frequency range and little area used up.
The mixer circuit according to one embodiment has almost no common-mode component. Over a wide range, the transfer characteristic is independent of frequency. A further advantage is that no demands are placed on the matching behavior of the load impedance 108. The linearity of the mixer circuit according to the invention is limited (in the case of an ideal LO signal) only by the matching behavior of the switching transistors, i.e. the first and second current sink input transistors 203a-203n, 204a-204n and the first and second current source input transistors 304a-304n, 305a-305n.
One further advantage of the circuit arrangement according to one embodiment is that the voltage drop across the current source 300 or the current sink 200 is very low. It is typically between 0.2 V and 0.3 V. Even at a low supply voltage of, by way of example, 1.5 V, the mixer circuit allows a large deflection of up to 1.0 V peak differential.
Although the present invention has been described above with reference to exemplary embodiments, it is not limited thereto, but rather may be modified in a wide variety of ways.
The invention is also not limited to the cited application options. For example, the circuit arrangement may be operated as a digital polar modulator or as a digital vector modulator.
Although specific embodiments have been illustrated and described herein, it will be appreciated by those of ordinary skill in the art that a variety of alternate and/or equivalent implementations may be substituted for the specific embodiments shown and described without departing from the scope of the present invention. This application is intended to cover any adaptations or variations of the specific embodiments discussed herein. Therefore, it is intended that this invention be limited only by the claims and the equivalents thereof.
Patent | Priority | Assignee | Title |
8112059, | Sep 16 2009 | MEDIATEK SINGAPORE PTE. LTD. | Mixer circuit, integrated circuit device and radio frequency communication unit |
8417209, | Oct 30 2009 | STMICROELECTRONICS INTERNATIONAL N V | Image frequency rejection mixer |
Patent | Priority | Assignee | Title |
6531920, | Jun 07 2001 | NEC Electronics Corporation | Differential amplifier circuit |
7107025, | Apr 25 2003 | AVAGO TECHNOLOGIES GENERAL IP SINGAPORE PTE LTD | High gain, highly linear mixer |
7417415, | Dec 09 2004 | Novatek Microelectronics Corp. | Voltage-controlled current source |
WO2006061204, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Aug 28 2008 | Infineon Technologies AG | (assignment on the face of the patent) | / | |||
Sep 23 2008 | LAASER, PETER | Infineon Technologies AG | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 021799 | /0788 | |
Jan 31 2011 | Infineon Technologies AG | Intel Mobile Communications Technology GmbH | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 027548 | /0623 | |
Oct 31 2011 | Intel Mobile Communications Technology GmbH | Intel Mobile Communications GmbH | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 027556 | /0709 | |
May 07 2015 | Intel Mobile Communications GmbH | INTEL DEUTSCHLAND GMBH | CHANGE OF NAME SEE DOCUMENT FOR DETAILS | 037057 | /0061 | |
Jul 08 2022 | INTEL DEUTSCHLAND GMBH | Intel Corporation | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 061356 | /0001 |
Date | Maintenance Fee Events |
Jan 03 2011 | ASPN: Payor Number Assigned. |
May 21 2014 | M1551: Payment of Maintenance Fee, 4th Year, Large Entity. |
Jul 30 2018 | REM: Maintenance Fee Reminder Mailed. |
Jan 21 2019 | EXP: Patent Expired for Failure to Pay Maintenance Fees. |
Date | Maintenance Schedule |
Dec 14 2013 | 4 years fee payment window open |
Jun 14 2014 | 6 months grace period start (w surcharge) |
Dec 14 2014 | patent expiry (for year 4) |
Dec 14 2016 | 2 years to revive unintentionally abandoned end. (for year 4) |
Dec 14 2017 | 8 years fee payment window open |
Jun 14 2018 | 6 months grace period start (w surcharge) |
Dec 14 2018 | patent expiry (for year 8) |
Dec 14 2020 | 2 years to revive unintentionally abandoned end. (for year 8) |
Dec 14 2021 | 12 years fee payment window open |
Jun 14 2022 | 6 months grace period start (w surcharge) |
Dec 14 2022 | patent expiry (for year 12) |
Dec 14 2024 | 2 years to revive unintentionally abandoned end. (for year 12) |