A method and structure for reducing the corrosion of the copper seed layer during the fabrication process of a semiconductor structure. Before the structure (or the wafer containing the structure) exits the vacuum environment of the sputter tool, the structure is warmed up to a temperature above the water condensation temperature of the environment outside the sputter tool. As a result, water vapor would not condense on the structure when the structure exits the sputter tool, and therefore, corrosion of the seed layer by the water vapor is prevented. Alternatively, a protective layer resistant to water vapor can be formed on top of the seed layer before the structure exits the sputter tool environment. In yet another alternative embodiment, the seed layer can comprises a copper alloy (such as with aluminum) which grows a protective layer resistant to water vapor upon exposure to water vapor.

Patent
   7879716
Priority
May 13 2004
Filed
Mar 16 2007
Issued
Feb 01 2011
Expiry
Dec 30 2025
Extension
596 days
Assg.orig
Entity
Large
1
7
EXPIRED
18. A method for forming a seed layer on a semiconductor structure, said method comprising:
depositing the seed layer on the semiconductor structure, said seed layer comprising copper or a copper alloy;
forming on the seed layer a protective layer having a thickness magnitude and being inert to water vapor and capable of preventing the seed layer from chemically reacting with water vapor, wherein the seed layer has not been subjected to water vapor prior to said forming; and
after said forming the protective layer, depositing a bulk layer on the protective layer having said thickness magnitude, wherein the bulk layer comprises copper, wherein the bulk layer is in direct physical contact with the protective layer, wherein said forming the protective layer on the seed layer comprises treating the seed layer with a chemical to form the protective layer, wherein the protective layer includes a product of a chemical reaction of the chemical with the metal in the seed layer, and wherein the chemical is a phosphine, and wherein the product of the chemical reaction is a phosphorus compound.
1. A method for forming a seed layer on a semiconductor structure, said method comprising:
depositing the seed layer on the semiconductor structure, said seed layer comprising copper or a copper alloy;
forming on the seed layer a protective layer having a thickness magnitude and being inert to water vapor and capable of preventing the seed layer from chemically reacting with water vapor, wherein the seed layer has not been subjected to water vapor prior to said forming, and wherein said forming the protective layer having said thickness magnitude consists of either oxidizing a top surface of the seed layer so as to form the protective layer or treating the seed layer with a chemical to form the protective layer that includes a product of a chemical reaction of the chemical with the copper or the copper alloy in the seed layer; and
after said forming the protective layer, depositing a bulk layer on the protective layer having said thickness magnitude during said depositing the bulk layer, wherein the bulk layer comprises copper, and wherein the deposited bulk layer is in direct physical contact with the protective layer.
2. The method of claim 1, said method further comprising planarizing a top surface of the bulk layer.
3. The method of claim 1, wherein said depositing the seed layer on the semiconductor structure comprises:
depositing a diffusion barrier layer on the structure, the diffusion barrier being capable of preventing diffusion of the copper or the copper alloy; and
depositing the seed layer on the diffusion barrier layer.
4. The method of claim 1, wherein said forming the protective layer having said thickness magnitude consists of said oxidizing the top surface of the seed layer so as to form the protective layer.
5. The method of claim 4, wherein said oxidizing the top surface of the seed layer comprises treating the seed layer with a plasma so as to form the protective layer.
6. The method of claim 4, wherein said oxidizing the top surface of the seed layer comprises treating the seed layer with a neutral gas species so as to form the protective layer.
7. The method of claim 1, wherein said forming the protective layer on the seed layer consists of said treating the seed layer with the chemical to form the protective layer that includes the product of the chemical reaction of the chemical with the copper or the copper alloy in the seed layer.
8. The method of claim 1, wherein the seed layer comprises the copper alloy, and wherein the copper alloy is a copper-aluminum alloy.
9. The method of claim 1, wherein the seed layer comprises the copper alloy, and wherein the copper alloy is a copper-silver alloy.
10. The method of claim 1, wherein the seed layer comprises the copper alloy, and wherein the copper alloy is a copper-nickel alloy.
11. The method of claim 1, wherein the seed layer comprises the copper alloy, and wherein the copper alloy is a copper-chromium alloy.
12. The method of claim 1, wherein the seed layer further comprises phosphorus.
13. The method of claim 1, wherein the seed layer further comprises yttrium.
14. The method of claim 1, wherein the seed layer further comprises nickel.
15. The method of claim 1, wherein the seed layer further comprises chromium.
16. The method of claim 1, wherein the seed layer further comprises boron.
17. The method of claim 7, wherein the chemical reaction is an oxidizing reaction, and wherein the product of the chemical reaction is an oxide of copper.

This application is a divisional of Ser. No. 10/709,562, filed May 13, 2004, now U.S. Pat. No. 7,235,487.

1. Technical Field

The present invention relates to metal interconnect in semiconductor devices, and more particularly, to metal seed layer deposition.

2. Related Art

Copper (Cu) is usually used as an interconnect material in semiconductor devices. Usually, if a copper region is to be electrically coupled to a target region (e.g., a drain/source region of a semiconductor transistor), a diffusion barrier layer (which is electrically conducting) is first applied to the target region, and then the copper region is applied to the diffusion barrier layer. In other words, the copper region and the target region are physically separated by the diffusion barrier layer. As a result, the diffusion barrier layer prevents copper atoms of the copper region from diffusing into the target region. Usually, the copper region is applied to the diffusion barrier layer in two steps. The first step comprises applying a thin layer (called seed layer) of copper to the surface of the diffusion barrier layer. The second step comprises applying a bulk layer of copper to the seed layer so that both the seed layer and bulk layer merge to form the copper region. The quality of the seed layer greatly affects the quality of the copper region. For instance, if the seed layer adheres well to the diffusion barrier layer, so does the resulting copper region.

Therefore, there is a need for a novel structure of a good seed layer. Also, there is a need for a method of forming the good seed layer.

The present invention provides a method for forming a seed layer on a semiconductor structure, the method comprising the steps of (a) depositing the seed layer on the semiconductor structure, the seed layer comprising a metal; and (b) raising the temperature of the seed layer above a water condensation temperature, wherein the seed layer has not been subjected to water vapor prior to raising the temperature of the seed layer.

The present invention also provides a method for forming a seed layer on a semiconductor structure, the method comprising the steps of (a) depositing the seed layer on the semiconductor structure, the seed layer comprising a metal; and (b) forming on the seed layer a protective layer being inert to water vapor and capable of preventing the seed layer from chemically reacting with water vapor, wherein the seed layer has not been subjected to water vapor prior to the forming step.

The present invention also provides a method for forming a seed layer on a semiconductor structure, the method comprising the steps of (a) depositing the seed layer on the semiconductor structure, the seed layer comprising a metal; and (b) smoothing a top surface of the seed layer, wherein the seed layer has not been subjected to water vapor prior to the smoothing step.

The present invention also provides a semiconductor structure, comprising (a) a substrate; (b) a via hole in the substrate; (c) a diffusion barrier layer deposited on bottom and side walls of the via hole, the diffusion barrier being capable of preventing diffusion of the metal; and (d) a seed layer deposited on the diffusion barrier layer, the seed layer comprising a copper alloy such that corrosion of the seed layer is prevented in response to the seed layer being subjected to water vapor at a temperature lower than a water condensation temperature.

The present invention provides the advantage of a good seed layer in fabricating semiconductor devices.

FIGS. 1A-1D illustrate cross-sectional views of a semiconductor structure after each of a series of fabrication steps is performed, in accordance with embodiments of the present invention.

FIGS. 1A-1D illustrate cross-sectional views of a semiconductor structure 100 after each of a series of fabrication steps is performed, in accordance with embodiments of the present invention. FIG. 1A illustrates the structure 100 after a dielectric layer 120, a via hole 130, and then a diffusion barrier layer 140 are formed on a semiconductor (e.g., silicon (Si) or SOI-silicon on insulation) substrate 110. More specifically, in one embodiment, the dielectric layer 120 can be formed on the top surface the Si substrate 110 by, illustratively, thermal oxidation (i.e., heating the top surface of the Si substrate 110 so as to make silicon material at the top surface of the Si substrate 110 to react with oxygen to form silicon dioxide, a dielectric material). Then, the via hole 130 is etched in the dielectric layer 120 using, illustratively, chemical etching. Finally, the diffusion barrier layer 140 can be deposited on the entire structure 100. The diffusion barrier layer 140 may comprise a nitride (e.g., silicon nitride), or silicon carbide, etc. The diffusion barrier layer 140 covers the bottom and side walls of the via hole 130 and the top surface of the dielectric layer 120. A top surface of a region is a surface where fabrication steps are directed. In one embodiment, the via hole 130 after being filled with an electrically conducting material can be used to electrically connect a source/drain region (not shown) in the Si substrate 110 to an interconnect level (not shown) above the dielectric layer 120.

FIG. 1B illustrates the structure 100 after a copper seed layer 150 is formed on top of the structure 100 of FIG. 1A, in accordance with embodiments of the present invention. In one embodiment, the copper seed layer 150 can be deposited on the entire structure 100 of FIG. 1A using, illustratively, a PVD (physical vapor deposition) process, which is also called a sputter deposition process. As a result, the copper seed layer 150 covers the bottom and side walls of the via hole and the top surface of the diffusion barrier layer 140.

FIG. 1C illustrates the structure 100 after a copper bulk layer 160 is formed on top of the entire structure 100 of FIG. 1B, in accordance with embodiments of the present invention. In one embodiment, the copper bulk layer 160 can be deposited on the structure 100 of FIG. 1B such that the Cu seed layer 150 and the Cu bulk layer 160 merge to form a copper region 150, 160. In one embodiment, the Cu bulk layer 160 is deposited using an electroplated mode. Alternatively, CVD (chemical vapor deposition) processing in conjunction with PVD can also be used to fill the structures. In the electroplated mode, the Cu seed layer 150 is used as an electrode. In one embodiment, the Cu seed layer 150 can be deposited using either PVD means or CVD or ALD (Atomic Layer Deposition) means and still be used as an electrode to support electroplating, also called electrofilling. Therefore, the quality of the Cu seed layer 150 greatly affects the quality of the combined copper region 150, 160. For instance, if the seed layer 150 adheres well to the diffusion barrier layer 140, so does the resulting copper region 150, 160.

In one embodiment, the sputter deposition process of forming the Cu seed layer 150 on the structure 100 of FIG. 1A is performed inside a sputter tool (not shown) in the condition of very low pressures (from 0.1 millitorr to 50 millitorr during sputter deposition and then lower to 1E-7 torr to 1E-10 torr between depositions; these low pressure ranges are considered vacuum) and with the structure 100 of FIG. 1A being at very low temperatures (around −80° C. to −15° C.). The vacuum condition ensures that no contaminants are present in the space around the structure 100 of FIG. 1A that could deposit on or react with the components of the structure 100. The low temperature of the structure 100 ensures that the formed Cu seed layer 150 is continuous. If the sputter deposition process is performed on the structure 100 being at high temperatures (e.g., around 100° C. or greater), the formed Cu seed layer 150 may be discontinuous and therefore may inhibit the subsequent copper electrofilling of the via hole 130.

In one embodiment, after the Cu seed layer 150 is formed on the structure 100 of FIG. 1A by the sputter deposition process inside the sputter tool, the structure 100 is brought out of the vacuum environment of the sputter tool and into a factory environment in which water vapor is usually present. Before the structure 100 exits the vacuum environment of the sputter tool, the temperature of the structure 100 is raised (i.e., warmed up) above the water condensation temperature of the factory environment. As a result, when the structure 100 enters the factory environment, water vapor in the factory environment does not condense on the structure 100. Without this warming-up step, water vapor in the factory environment would condense on the structure 100 and react with some copper material of the Cu seed layer 150 to form copper oxide (CuO). In the subsequent electrofilling process (to form the Cu bulk layer 160 of FIG. 1C), this CuO is consumed and therefore the Cu seed layer 150 becomes thinner and may become discontinuous. This may inhibit the electrofilling process itself.

In one embodiment, the temperature of the structure 100 can be raised by flowing a gas over (i.e., into direct physical contact with) the surface of the structure 100 of FIG. 1B in a chamber (not shown) of the sputter tool. In one embodiment, the gas is inert to the materials of the structure 100 of FIG. 1B (i.e., inert to copper, silicon, etc.) and is at a temperature higher than the water condensation temperature. For instance, the gas can comprise nitrogen at 10° C. or higher. In one embodiment, this gas flowing step can be performed in a “cool station” which is usually present in a commercial sputter tool. The cool station is typically used for cooling a wafer by flowing a gas over it. The same cool station can be used to warm up the structure 100 of FIG. 1B in this present invention.

In one embodiment, the temperature of the structure 100 of FIG. 1B can be raised above the water condensation temperature of the factory environment by placing the structure 100 of FIG. 1B on a chuck inside the vacuum environment of the sputter tool. The chuck should be at a temperature higher than the water condensation temperature so as to raise the temperature of the Cu seed layer 150 above the water condensation temperature.

In one embodiment, before the structure 100 of FIG. 1B exits the vacuum environment of the sputter tool, the structure 100 of FIG. 1B can be treated with a gas plasma (such as oxygen plasma) or a neutral gas species (e.g., nitrous oxide plasmas (N2O), Nitrogen plasmas, etc.) so as to grow or create a protective layer (not shown) on the top surface of the Cu seed layer 150. As a result, when the structure 100 enters the factory environment, water vapor in the factory environment condensing on the structure 100 (if any) would not react with copper material of the Cu seed layer 150, said protective layer having a thickness magnitude. In other words, the Cu seed layer 150 remains intact and the subsequent electrofilling step will not be detrimentally affected. In one embodiment, the gas plasma can be oxygen plasma. The forming of the protective layer can be performed during (i.e., in situ) or after the forming of the Cu seed layer 150.

In an alternative embodiment, before the structure 100 of FIG. 1B exits the vacuum environment of the sputter tool, the structure 100 of FIG. 1B can be treated with a chemical that reacts with copper material of the Cu seed layer 150 to form a protective layer (not shown) on the top surface of the Cu seed layer 150, said protective layer having a thickness magnitude. For example, the structure 100 of FIG. 1B can be treated with phosphine (PH3) that reacts to form phosphorus compounds protecting the Cu seed layer 150. As a result, when the structure 100 enters the factory environment, water vapor in the factory environment condensing on the structure 100 (if any) would not react with copper material of the Cu seed layer 150. In other words, the Cu seed layer 150 remains intact and the subsequent electrofilling step will not be detrimentally affected. In one embodiment, the chemical reaction mentioned above is an oxidation reaction, where copper material of the Cu seed layer 150 is oxidized to form the CuO protective layer. This CuO protective layer is formed in a controlled manner which does not detrimentally affect subsequent electrofilling step. Without this CuO protective layer, when the structure 100 of FIG. 1B exits the vacuum environment of the sputter tool, water vapor would freely (i.e., without control) react with Cu of Cu seed layer 150. This would create an inconsistent seed layer which would detrimentally affect subsequent electrofilling step.

In an alternative embodiment, before the structure 100 of FIG. 1B exits the vacuum environment of the sputter tool, the top surface of the Cu seed layer 150 of the structure 100 of FIG. 1B can be smoothed by, illustratively, ion bombardment. As a result of the top surface of the Cu seed layer 150 being smooth, when the structure 100 of FIG. 1B exits the vacuum environment of the sputter tool, it is more difficult for the water vapor of the factory environment to attack (i.e., oxidize) the Cu seed layer 150. In other words, the corrosion of the Cu seed layer 150 due to water vapor of the factory environment is reduced. This effect can be explained as follows. The seed layer 150 when formed is not perfectly consistently thick but rather has some variability. Smoothing out the variability can prevent thinner areas from becoming consumed by the oxide growth mechanisms and thus can prevent the seed layer 150 from becoming inconsistent. Finally, ion bombardment with species like nitrogen will create surface and near-surface layers of nitrides that will essentially become protective films against the corrosion or oxidation of the seed layer 150 by the water vapor. Other species that could be bombarded into the copper (implanted) of the Cu seed layer 150 include phosphorus, yttrium, nickel, chromium, and boron.

In one embodiment, the Cu seed layer 150 can comprise a copper alloy (as opposed to pure copper in the embodiments above) which is physically resistant to copper oxidation caused by water vapor. For instance, copper aluminum alloy may be used as the seed layer 150. Upon exposure to water vapor, copper aluminum alloy grows a protective layer (aluminum oxide) which prevents further oxidation of copper and/or aluminum materials. Other alloys would be copper-silver, copper-nickel, copper-chromium, or any other alloying agent that imparts corrosion or oxidation resistance to copper.

FIG. 1D illustrates the structure 100 after the top surface of the structure 100 of FIG. 1C is planarized, in accordance with embodiments of the present invention. In one embodiment, the planarization step is continued until the top surface of the dielectric layer 120 is exposed to the atmosphere. The planarization step can be performed using, illustratively, a CMP (chemical mechanical polishing) process. Reactive ion etching to etch-back the materials is another method of planarization. A third method is electromilling or electroetching.

While particular embodiments of the present invention have been described herein for purposes of illustration, many modifications and changes will become apparent to those skilled in the art. Accordingly, the appended claims are intended to encompass all such modifications and changes as fall within the true spirit and scope of this invention.

Cooney, III, Edward C., Downes, Keith E., Murphy, William J., Chapple-Sokol, Jonathan D., McDevitt, Thomas L., Barkyoumb, Steven P.

Patent Priority Assignee Title
8764961, Oct 22 2008 Applied Materials, Inc Cu surface plasma treatment to improve gapfill window
Patent Priority Assignee Title
6181012, Apr 27 1998 GLOBALFOUNDRIES Inc Copper interconnection structure incorporating a metal seed layer
6319728, Jun 05 1998 Applied Materials, Inc. Method for treating a deposited film for resistivity reduction
6559061, Jul 31 1998 Applied Materials, Inc. Method and apparatus for forming improved metal interconnects
6582569, Oct 08 1999 Applied Materials, Inc. Process for sputtering copper in a self ionized plasma
6930391, Aug 27 2002 Intel Corporation Method for alloy-electroplating group IB metals with refractory metals for interconnections
20020115287,
20030034251,
///////
Executed onAssignorAssigneeConveyanceFrameReelDoc
Mar 16 2007International Business Machines Corporation(assignment on the face of the patent)
Jun 29 2015International Business Machines CorporationGLOBALFOUNDRIES U S 2 LLCASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS 0365500001 pdf
Sep 10 2015GLOBALFOUNDRIES U S 2 LLCGLOBALFOUNDRIES IncASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS 0367790001 pdf
Sep 10 2015GLOBALFOUNDRIES U S INC GLOBALFOUNDRIES IncASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS 0367790001 pdf
Nov 27 2018GLOBALFOUNDRIES IncWILMINGTON TRUST, NATIONAL ASSOCIATIONSECURITY AGREEMENT0494900001 pdf
Nov 17 2020WILMINGTON TRUST, NATIONAL ASSOCIATIONGLOBALFOUNDRIES U S INC RELEASE BY SECURED PARTY SEE DOCUMENT FOR DETAILS 0569870001 pdf
Nov 17 2020WILMINGTON TRUST, NATIONAL ASSOCIATIONGLOBALFOUNDRIES IncRELEASE BY SECURED PARTY SEE DOCUMENT FOR DETAILS 0546360001 pdf
Date Maintenance Fee Events
Sep 12 2014REM: Maintenance Fee Reminder Mailed.
Jan 21 2015M1551: Payment of Maintenance Fee, 4th Year, Large Entity.
Jan 21 2015M1554: Surcharge for Late Payment, Large Entity.
Sep 24 2018REM: Maintenance Fee Reminder Mailed.
Mar 11 2019EXP: Patent Expired for Failure to Pay Maintenance Fees.


Date Maintenance Schedule
Feb 01 20144 years fee payment window open
Aug 01 20146 months grace period start (w surcharge)
Feb 01 2015patent expiry (for year 4)
Feb 01 20172 years to revive unintentionally abandoned end. (for year 4)
Feb 01 20188 years fee payment window open
Aug 01 20186 months grace period start (w surcharge)
Feb 01 2019patent expiry (for year 8)
Feb 01 20212 years to revive unintentionally abandoned end. (for year 8)
Feb 01 202212 years fee payment window open
Aug 01 20226 months grace period start (w surcharge)
Feb 01 2023patent expiry (for year 12)
Feb 01 20252 years to revive unintentionally abandoned end. (for year 12)