A copper pillar may be provided on a chip and a first tin-containing layer may be provided over the copper pillar. A second tin-containing layer may be provided on a substrate. The first tin-containing layer may be joined with the second tin-containing layer during a packaging process.
|
17. A method for fabricating a multi-chip structure, comprising:
providing a copper layer on a first chip and a first tin-containing layer over said copper layer;
providing a second tin-containing layer on a second chip; and
after said providing said copper layer on said first chip and said first tin-containing layer over said copper layer and said providing said second tin-containing layer on said second chip, joining said first chip with said second chip, wherein said joining said first chip with said second chip comprises joining said first tin-containing layer with said second tin-containing layer, wherein said first tin-containing layer contacts said second tin-containing layer, wherein said first chip remains joined with said second chip.
11. A method for fabricating a chip package, comprising:
providing a metal bump on a chip, wherein said metal bump comprises a copper pillar over said chip;
providing a tin-containing layer on a substrate, wherein said tin-containing layer has a thickness greater than 15 micrometers and less than a thickness of said copper pillar; and
after said providing said metal bump on said chip and said providing said tin-containing layer on said substrate, joining said chip with said substrate, wherein said joining said chip with said substrate comprises joining said metal bump with said tin-containing layer using a process comprising a reflow process, wherein said metal bump contacts said tin-containing layer, wherein said chip remains joined with said substrate.
7. A method for fabricating a chip package, comprising:
providing a copper pillar on a chip and a tin-containing layer over said copper pillar, wherein said tin-containing layer has a thickness less than a thickness of said copper pillar;
providing a gold-containing layer on a substrate, wherein said gold-containing layer has a thickness less than said thickness of said copper pillar; and
after said providing said copper pillar on said chip and said tin-containing layer over said copper pillar and said providing said gold-containing layer on said substrate, joining said chip with said substrate, wherein said joining said chip with said substrate comprises joining said tin-containing layer with said gold-containing layer, wherein said tin-containing layer contacts said gold-containing layer, wherein said chip remains joined with said substrate.
1. A method for fabricating a chip package, comprising:
providing a copper pillar on a chip and a first tin-containing layer over said copper pillar, wherein said first tin-containing layer has a thickness less than a thickness of said copper pillar;
providing a second tin-containing layer on a substrate, wherein said second tin-containing layer has a thickness less than said thickness of said copper pillar; and
after said providing said copper pillar on said chip and said first tin-containing layer over said copper pillar and said providing said second tin-containing layer on said substrate, joining said chip with said substrate, wherein said joining said chip with said substrate comprises joining said first tin-containing layer with said second tin-containing layer, wherein said first tin-containing layer contacts said second tin-containing layer, wherein said chip remains joined with said substrate.
15. A method for fabricating a chip package, comprising:
providing a copper pillar on a chip and a first gold-containing layer over said copper pillar, wherein said first gold-containing layer has a thickness less than a thickness of said copper pillar;
providing a second gold-containing layer on a substrate, wherein said second gold-containing layer has a thickness less than said thickness of said copper pillar; and
after said providing said copper pillar on said chip and said first gold-containing layer over said copper pillar and said providing said second gold-containing layer on said substrate, joining said chip with said substrate, wherein said joining said chip with said substrate comprises joining said first gold-containing layer with said second gold-containing layer, wherein said first gold-containing layer contacts said second gold-containing layer, wherein said chip remains joined with said substrate.
2. The method of
4. The method of
6. The method of
8. The method of
10. The method of
16. The method of
|
|||||||||||||||||||||||||||
This application is a continuation of application Ser. No. 12/109,367, filed on Apr. 25, 2008, now pending, which is a continuation of application Ser. No. 11/123,328, filed on May 6, 2005, now U.S. Pat. No. 7,382,005, which is a division of application Ser. No. 10/695,630, filed on Oct. 27, 2003, now U.S. Pat. No. 7,242,099.
1. Field of the Invention
The invention relates in general to a method of assembling chips, and more particular, to a method of assembling chips with an enhanced packaging yield.
2. Related Art of the Invention
In the modern information explosive society, electronic products are everywhere in our daily lives. Accompanied with the continuously developed electronic technology, more complex and more humanized products are updated every single moment. The exterior design of the electronic products is also driven by the trend for being light, thin, short and small. For example, in the field of semiconductor package, many high-density semiconductor package techniques have been developed, such as the system in a package, the flip chip (F/C) structure, and the ball grid array (BGA).
Normally, the pattern of the systemized package structure includes multiple chips packaged in an encapsulating material. Such package structure has the advantages of short interconnection between chips and greatly reduced volume for wiring layout. However, there is some difficulty in the fabrication process thereof. For example, when two flip chips are connected to each other, misalignment problem frequently occurs as shown in
In
The first chip and the second chip are then connected to each other. The first bumps 122 are dipped with flux 150 as shown in
A reflow process is then performed allowing each first bump 122 and the corresponding second bump 142 melted to form a common connecting block 160, while the flux 150 flows to an external surface of the connecting block 160 to cover the connecting block 160 as shown in
After the reflow process, a solution (not shown) is applied to remove the residual flux 150 on the blocks 160 to form the structure as shown in
In the above bump-connecting process, the height of the connecting blocks 160 is limited, such that the distance between the first and second chip 112 and 132 is too small. In the following glue dispensing or encapsulating process, the encapsulating material (not shown) can hardly flowing between the first and second chips 112 and 132, such that void is formed therebetween, and the reliability of the package is degraded.
The present invention provides a method of assembling chips with greatly enhanced assemble reliability.
The present invention provides a method of assembling carriers between which the distance is increased.
Before a detailed description of the present invention, the space prepositions are first defined. The preposition “on” means the relative geometric relationship between two objects being or being not in contact with each other. For example, when A is on B, A can be disposed on B with or without a direct contact in between.
The method of assembling chips provided by the present invention comprises the following steps. A first chip and a second chip are provided. At least a conductive pillar is formed on the first chip, and at least a conductive connecting material is formed on the conductive pillar. The conductive connecting material is connected to the second chip, such that the first chip and the second chip are electrically connected to each other via the conductive pillar and the conductive connecting material. Thereby, in the connecting process, the conductive connecting material is carried on the second chip or the conductive connecting material on the second chip with a surface contact. The sliding motion between the conductive connecting material on the conductive pillar and the second chip or on the conductive connecting material of the second chip can be suppressed. The first and second chips can thus be connected with accurate alignment, and the short circuit effect between the connecting members is avoided.
The present invention provides a method of assembling carriers including the following steps. A first chip and a second chip are provided. At least a conductive pillar is formed on the first chip, and at least a conductive connecting material is formed on the second chip. The conductive pillar is connected to the conductive connecting material, such that the first carrier and the second carrier are electrically connected to each other via the conductive pillar and the conductive connecting material. Thereby, the conductive pillar is pressed on the conductive connecting material on the second chip with a surface contact, and the sliding motion between the conductive pillar and the conductive connecting material on the second chip is effectively avoided. The first and second chips can be properly aligned and connected. The short circuit can thus be prevented.
The present invention further provides a method of fabricating a multi-chip package module. A first chip, a second chip and a carrier are provided. Multiple conductive pillars are formed on the first chip, and a conductive connecting material is formed on the conductive pillars. The conductive pillars are connected to the second chip via the conductive connecting material, such that the second chip is attached to and electrical connected to the first chip via the conductive pillars and the conductive connecting material. The first chip is then mounted to and electrically connected to the carrier.
The present invention further provides a method of fabricating a multi-chip package module. A first chip, a second chip and a carrier are provided. Multiple conductive pillars are formed on the first chip, and a conductive connecting material is formed on the second chip. The conductive pillars are connected to the conductive connecting material, such that the second chip is attached to and electrical connected to the first chip via the conductive pillars and the conductive connecting material. The first chip is then mounted to and electrically connected to the carrier.
In one embodiment of the present invention, a multi-chip package module is provided. The package module includes a first chip, a second chip, multiple conductive pillars and a carrier. The conductive pillars are located between the first and second chips, while the first chip is mounted to the carrier and electrically connected thereto. The carrier includes a substrate, a ceramic substrate, or a leadframe.
An assembly structure is further provided in the present invention, including a first chip, a second chip and a conductive pillar located between the first and second chips.
Accordingly, as the melting point of the conductive pillar is configured higher than the connecting temperature of the conductive connecting material, such that the conductive pillar is not melted during the reflow process to maintain the space between the first and second chips. Therefore, a proper space between the first and second chips is sufficiently large, allowing the packaging material easily filled between the first and second chips in the following encapsulating process. In addition, a lead-free material can be used for forming the conductive pillar and the conductive connecting material to meet the environmental requirement.
These, as well as other features of the present invention, will become more apparent upon reference to the drawings.
Referring to
Multiple conductive pillars 230 are formed on the terminals 212 of the first carrier 210, while a conductive connecting material 240 is formed on each of the terminals 222 of the second carrier 220. The material of the conductive pillars 230 is selected from tin, lead, copper, gold, silver, zinc, bismuth, magnesium, antimony, indium and an alloy thereof. The conductive connecting material 240 is in a paste form and can be formed by mixing metal particles and a flux. The conductive connecting material 240 can be formed on each terminal 222 of the second carrier 220 via screen printing. The metal particles include particles of tin, lead, copper, gold, silver, zinc, bismuth, magnesium, antimony, indium and an alloy thereof.
The first carrier 210 is flipped with each conductive pillar 230 facing and aligned with the conductive connecting material 240, such that each conductive pillar 230 is pressed on the conductive connecting material 240. A reflow process is performed allowing the metal particles of the conductive connecting material 240 melted and cured into a connecting block 241 to connect the conductive pillars 230 with the terminals 222 of the second carrier 220. The melting point of the conductive pillars 230 is higher than the fusion temperature of the conductive connecting material 240. In this embodiment, the connecting block is connected to only one side of the conductive pillars 230. The flux of the conductive connecting material 230 flows to a surface of the connecting block 241. A solution is used to remove the residual flux on the surface of the connecting block 241 to form the structure as shown in
Referring to
The conductive pillars 230 are formed on the terminals 212 of the first carrier 210 and the conductive connecting materials 242a and 242b are formed on the terminals 222 of the second carrier 220. The conductive connecting materials 242a and 242b are dipped with a flux (not shown). The first carrier 210 is flipped to press each of the conductive pillars 230 to the corresponding conductive connecting materials 242a and 242b. A reflow process is performed to melt the conductive connecting materials 242a and 242b for covering the conductive pillars 230 as shown in
According to the above, as the melting point of the conductive pillar is higher than the fusion temperature of the conductive connecting material, such that the conductive pillar will not be melted in the reflow process. A sufficient large distance between the first carrier and the second carrier can thus be maintained thereby. Therefore, in the subsequent encapsulating process, the encapsulating material is easily to fill between the first and second carriers.
Referring to
The conductive connecting material 264 is dipped with a flux and flipped to align each conductive pillar 230 with the conductive connecting material 264. The conductive pillars 230 are thus pressed on the conductive connecting material 264, and a reflow process is performed. The conductive connecting material 240 is thus in a fusion state to cover the conductive pillars 230 and 262 in a manner as shown in
The fabrication method of the conductive pillars 262 and the conductive connecting material 264 is introduced as follows. In
A photoresist layer 290 is formed on the glue layer 282 by adhesion or spin-coating. The exposure, development are then performed to transfer a pattern to the photoresist layer 290, which then comprises a plurality of openings 292 exposing the glue layer 282 over the terminals 222 of the second carrier 220 as shown in
A wet etching process is then performed using the conductive pillars 262 and the conductive connecting material 264 as mask to remove the exposed glue layer 282 to form the structure as shown in
Accordingly, as the melting point of the conductive pillars is higher than the connecting temperature of the conductive connecting material, the conductive pillars will not be fused during the reflow process to properly support the distance between the first and second carriers. Therefore, a sufficiently large space between the first and second carriers can be maintained, allowing the packaging material filled between the first and second carriers easily in the following encapsulating process.
In addition, during the connecting process, the conductive pillar is supported on the conductive connecting material of the second carrier with a surface contact, such that the sliding motion between the conductive pillar and the conductive connecting material of the second carrier can be suppressed. As a result, the first and second carriers can be connected with precise alignment to avoid the short circuit of the connecting structures.
During the connecting process, the conductive connecting material formed on the conductive pillar can be supported on the conductive connecting material formed on the second carrier with a surface contact. Therefore, the sliding motion between the conductive connecting material on the conductive pillars and the conductive connecting material on the second carrier is suppressed, so that the first and second carriers can be connected with a precise alignment to avoid short circuit.
Further, the conductive pillars and the conductive connecting material can be formed of unleaded material for environmental concern.
The package structure of the multi-chip package module fabricated by the above method is discussed as follows.
The fabrication method of multi-chip package structure by applying the above connecting method between carriers is further described as follows. Referring to
In
A merging process between the chips is then performed. The merging process includes a reflow process, for example. The conductive connecting material 340 is merged with the conductive pillars 330 on the central portion of the first chip 310; thereby, the second chip 320 is fixed to the central portion of the first chip 310. The first and second chips 310 and 320 are thus electrically connected via the conductive pillars 330 and the conductive connecting material 340 as shown in
Referring to
The connecting process between the chip and the substrate is then performed. For example, a reflow process is performed to merge the conductive connecting material 360 and the conductive pillars 330 located at a periphery of the first chip 310, such that the first chip can be mounted to the carrier 350. Meanwhile, the second chip 320 is accommodated in the opening 359. Via the conductive pillars 330 formed at the periphery of the first chip 310 and the conductive connecting material 360, the first chip 310 is electrically connected to the carrier 350 as shown in
A film 370 can be adhered to the rear surface 354 to seal the opening 359 of the carrier 350 at the rear surface 354 as shown in
In the previous embodiment, the encapsulating material is filled in the opening, the spaces between the first and second chips, and between the first chip and the carrier using glue dispensing. However, the present invention is not limited to the method only. Other methods, such as those illustrated in
Referring to
In the above embodiment, the first chip is connected to the carrier after the first chip and the second chip are connected to each other. It is appreciated that the present invention is not limited to such sequence only. The sequence of connecting the first chip and the second chip after mounting the first chip to the carrier can also be applied in the present invention.
Referring to
The connecting process of the chip and the substrate is performed. For example, a reflow process is performed to connect the conductive connecting material 332 at a periphery of the first chip 310 with the terminals 356 of the carrier 350. Thereby, the first chip 310 is mounted and electrically connected to the carrier 350 via the conductive pillars 330 and the conductive connecting material 332 as shown in
Referring to
In the above embodiments, the conductive pillar and the conductive connecting material are used to electrically connect the first chip and the carrier. However, the present invention is not limited to such electric connection. Other method such as wire bonding can also be used for electrically connecting the first chip and the carrier as shown in
In
The connecting process between the chips is performed. For example, a reflow process is performed to connect the terminals 422 of the second chip 420 to the conductive connecting material 432 on the conductive pillars 430 on the central portion of the first chip 410. The second chip 420 can thus be mounted to the central portion of the first chip 410. The first chip 410 can thus be electrically connected to the second chip 420 via the conductive pillars 430 and the conductive connecting material 432 as shown in
Referring to
The first chip 410 and the carrier 450 are electrically connected via wire bonding. The wire 470 has one end connected to one of the terminals 412 at the periphery of the active surface 414 of the first chip 410, and the other end connected to one of the terminals 456 as shown in
An encapsulating material 480 is formed by injection to cover the first chip 410, the second chip 420, the wire 470 and the surface 452 of the carrier 450. The encapsulating material 480 fills the space between the first chip 410 and the second chip 420 as shown in
In the above embodiments, the carrier includes a substrate or a ceramic substrate. However, the present invention is not limited thereto. The carrier also includes a leadframe as shown in
Referring to
The bumps 620 are formed on the under-bump-metallurgy layer 640. The bumps 620 have a height h larger than 15 microns, for example. The material constituting the bumps 620 comprises a tin-lead alloy, a tin-silver alloy, a tin-silver-copper alloy, a tin-bismuth alloy, a tin-silver-indium alloy, a tin-bismuth-zinc alloy, a tin-zinc alloy, a tin-bismuth-silver-copper alloy, a tin-silver-copper-antimony alloy, a tin-antimony alloy or a tin-zinc-indium-silver alloy.
The chip 710 has multiple electronic devices 712, such as transistors or MOS devices, formed on a surface of a semiconductor substrate 711, wherein the semiconductor substrate 711 is, for example, silicon. Multiple dielectric layers 722, 724, and 726 are stacked on the semiconductor substrate 711 and have a plurality of via holes 728 (only shown one of them). Multiple fine-line interconnection layers 732, 734, and 736 are disposed on the dielectric layers 722, 724, and 726, respectively, and the circuit layer 736 has multiple original pads 738. The fine-line interconnection layers 732, 734, and 736 are electrically connected with each other through the via holes 728 and are electrically connected to the electronic devices 712. The fine-line interconnection layers 732, 734, and 736 are formed, for example, by depositing aluminum or an aluminum alloy using a PVD process or by depositing copper or a copper alloy using electroplating processes and damascene processes.
A passivation layer 740 is formed over the dielectric layers 722, 724, and 726 and over the circuit layers 732, 734 and 736. The passivation layer 740 has a thickness t, for example, larger than 0.35 micrometers. It should be noted that the passivation layer 740 should have enough thickness to prevent moisture, impurities, mobile ions or transitional metal elements from penetrating therethrough. The passivation layer 740 can be a silicon-dioxide layer, a silicon-nitride layer, a phosphosilicate glass (PSG) layer, a silicon-oxynitride layer or a composite structure comprising the above-mentioned layers. The passivation layer 740 has openings 742 exposing the original pads 738. The openings 742 have a width larger than about 0.1 micrometers, for example.
The chip 710 further comprises a post-passivation metal scheme 750 formed over the passivation layer 740. The post-passivation metal scheme 750 comprises a gold layer 752 and an adhesion/barrier layer 754, wherein the gold layer 752 is positioned over the adhesion/barrier layer 754. The gold layer 752 has a thickness g larger than 1 micron and can be formed by electroplating. The adhesion/barrier layer 754 comprises a titanium-tungsten alloy, titanium, titanium-nitride or tantalum-nitride. The post-passivation metal scheme 750 comprises redistribution transition lines 751, a plurality of bump pads 753 and a plurality of wire-bonding pads 755, and the redistribution transition lines 751 connects the bump pads 753 or the wire-bonding pads 755 to the original pads 738.
After the post-passivation metal scheme 750 is formed over the passivation layer 740, multiple connecting pads 760 are formed over the bump pads 753, wherein the connecting pads 760 have a height z larger than 3 microns, for example. An under-bump-metallurgy (UBM) layer 770 can be formed between the connecting pads 760 and the bump pads 753. The material constituting the connecting pads 760 comprises a high lead solder, a tin-lead alloy, a tin-silver alloy, a tin-silver-copper alloy, a tin-bismuth alloy, a tin-silver-indium alloy, a tin-bismuth-zinc alloy, a tin-zinc alloy, a tin-bismuth-silver-copper alloy, a tin-silver-copper-antimony alloy, a tin-antimony alloy or a tin-zinc-indium-silver alloy.
The under-bump-metallurgy layer 770 can be a multi-layer structure, as shown in
After the bumps 620 are formed on the chip 610 and the connecting pads 760 are formed on the chip 710, a reflow process can be performed to joint the bumps 620 with the connecting pads 760, as shown in
The same reference numerals are used throughout
There can be multiple circuit layers 750a, 750b, 750c formed on the passivation layer 740, as shown in
Accordingly, the present invention has the following advantages.
1. As the melting point of the conductive pillars is higher than the fusion temperature of the conductive connecting material, such that the conductive pillar will not be melted during the reflow process. The distance between the first and second chips can thus be maintained thereby, allowing the encapsulating material to fill the space between the first and second chips in the subsequent process.
2. The conductive pillars are supported by the conductive connecting material on the second chip with surface contact, so that the sliding motion between the conductive pillars and the conductive connecting material on the second chip is suppressed. The first and second chips can thus be connected with precise alignment to avoid short circuit.
3. The conductive connecting material on the conductive pillars is supported by the second chip or by the conductive connecting material on the second chip with a surface contact, so that the sliding motion is suppressed. The first and second chips can thus be connected with precise alignment to avoid short circuit.
4. Unleaded material can be used for forming the conductive pillars and the conductive connecting material for environmental concern.
Other embodiments of the invention will appear to those skilled in the art from consideration of the specification and practice of the invention disclosed herein. It is intended that the specification and examples to be considered as exemplary only, with a true scope and spirit of the invention being indicated by the following claims.
Lin, Mou-Shiung, Lin, Shih-Hsiung
| Patent | Priority | Assignee | Title |
| Patent | Priority | Assignee | Title |
| 3668484, | |||
| 4087314, | Sep 13 1976 | Motorola, Inc. | Bonding pedestals for semiconductor devices |
| 4179802, | Mar 27 1978 | International Business Machines Corporation | Studded chip attachment process |
| 4652336, | Sep 20 1984 | Siemens Aktiengesellschaft | Method of producing copper platforms for integrated circuits |
| 4723197, | Dec 16 1985 | National Semiconductor Corporation | Bonding pad interconnection structure |
| 4825276, | Jun 19 1986 | NEC Electronics Corporation | Integrated circuit semiconductor device having improved wiring structure |
| 5061985, | Jun 13 1988 | Hitachi, LTD; HITACHI MICROPUTER ENGINEERING LTD | Semiconductor integrated circuit device and process for producing the same |
| 5071518, | Oct 24 1989 | Stovokor Technology LLC | Method of making an electrical multilayer interconnect |
| 5075965, | Nov 05 1990 | International Business Machines | Low temperature controlled collapse chip attach process |
| 5083187, | May 16 1990 | Texas Instruments Incorporated | Integrated circuit device having bumped power supply buses over active surface areas and method of manufacture thereof |
| 5108950, | Nov 18 1987 | Casio Computer Co., Ltd. | Method for forming a bump electrode for a semiconductor device |
| 5132775, | Dec 11 1987 | Texas Instruments Incorporated | Methods for and products having self-aligned conductive pillars on interconnects |
| 5226232, | May 18 1990 | AVAGO TECHNOLOGIES GENERAL IP SINGAPORE PTE LTD ; AVAGO TECHNOLOGIES GENERAL IP PTE LTD | Method for forming a conductive pattern on an integrated circuit |
| 5239447, | Sep 13 1991 | International Business Machines Corporation | Stepped electronic device package |
| 5251806, | Jun 19 1990 | International Business Machines Corporation | Method of forming dual height solder interconnections |
| 5261155, | Aug 12 1991 | International Business Machines Corporation | Method for bonding flexible circuit to circuitized substrate to provide electrical connection therebetween using different solders |
| 5418186, | Jul 15 1993 | SAMSUNG ELECTRONICS CO , LTD | Method for manufacturing a bump on a semiconductor chip |
| 5466635, | Jun 02 1994 | Invensas Corporation | Process for making an interconnect bump for flip-chip integrated circuit including integral standoff and hourglass shaped solder coating |
| 5468984, | Nov 02 1994 | Texas Instruments Incorporated | ESD protection structure using LDMOS diodes with thick copper interconnect |
| 5532612, | Jul 19 1994 | Methods and apparatus for test and burn-in of integrated circuit devices | |
| 5534465, | Jan 10 1995 | Bell Semiconductor, LLC | Method for making multichip circuits using active semiconductor substrates |
| 5541135, | May 30 1995 | SHENZHEN XINGUODU TECHNOLOGY CO , LTD | Method of fabricating a flip chip semiconductor device having an inductor |
| 5565379, | Jan 29 1993 | Renesas Electronics Corporation | Method of manufacturing a semiconductor device having a bump electrode by a proximity exposure method |
| 5600180, | Jul 22 1994 | NEC Electronics Corporation | Sealing structure for bumps on a semiconductor integrated circuit chip |
| 5631499, | Apr 28 1994 | Kabushiki Kaisha Toshiba | Semiconductor device comprising fine bump electrode having small side etch portion and stable characteristics |
| 5656858, | Oct 19 1994 | Nippondenso Co., Ltd. | Semiconductor device with bump structure |
| 5656863, | Feb 18 1993 | Renesas Electronics Corporation | Resin seal semiconductor package |
| 5664642, | Aug 26 1996 | Fire evacuation kit | |
| 5740787, | Dec 27 1995 | Denso Corporation | Electric circuit device having an excellent sealing construction |
| 5767010, | Mar 02 1995 | AMKOR TECHNOLOGY SINGAPORE HOLDING PTE LTD | Solder bump fabrication methods and structure including a titanium barrier layer |
| 5780925, | Oct 28 1992 | International Business Machines Corporation | Lead frame package for electronic devices |
| 5808320, | Aug 22 1996 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Contact openings and an electronic component formed from the same |
| 5818699, | Jul 05 1995 | Kabushiki Kaisha Toshiba | Multi-chip module and production method thereof |
| 5854513, | Jul 14 1995 | LG DISPLAY CO , LTD | Semiconductor device having a bump structure and test electrode |
| 5866949, | Dec 02 1996 | Minnesota Mining and Manufacturing Company | Chip scale ball grid array for integrated circuit packaging |
| 5874781, | Aug 16 1995 | Micron Technology, Inc. | Angularly offset stacked die multichip device and method of manufacture |
| 5883435, | Jul 25 1996 | International Business Machines Corporation | Personalization structure for semiconductor devices |
| 5892273, | Oct 03 1994 | Kabushiki Kaisha Toshiba | Semiconductor package integral with semiconductor chip |
| 5898222, | May 12 1995 | International Business Machines Corporation | Capped copper electrical interconnects |
| 5933713, | Apr 06 1998 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Method of forming overmolded chip scale package and resulting product |
| 5943597, | Jun 15 1998 | Freescale Semiconductor, Inc | Bumped semiconductor device having a trench for stress relief |
| 6011313, | Jun 23 1997 | Visteon Global Technologies, Inc | Flip chip interconnections on electronic modules |
| 6011314, | Feb 01 1999 | AVAGO TECHNOLOGIES GENERAL IP SINGAPORE PTE LTD ; AVAGO TECHNOLOGIES GENERAL IP PTE LTD | Redistribution layer and under bump material structure for converting periphery conductive pads to an array of solder bumps |
| 6013571, | Jun 16 1997 | SHENZHEN XINGUODU TECHNOLOGY CO , LTD | Microelectronic assembly including columnar interconnections and method for forming same |
| 6016013, | Aug 20 1996 | TESSERA ADVANCED TECHNOLOGIES, INC | Semiconductor device mounting structure |
| 6042953, | Mar 21 1996 | Matsushita Electric Industrial Co., Ltd. | Substrate on which bumps are formed and method of forming the same |
| 6077726, | Jul 30 1998 | SHENZHEN XINGUODU TECHNOLOGY CO , LTD | Method and apparatus for stress relief in solder bump formation on a semiconductor device |
| 6085968, | Jan 22 1999 | III Holdings 1, LLC | Solder retention ring for improved solder bump formation |
| 6093964, | Jun 27 1996 | International Business Machines Corporation | Connection structure utilizing a metal bump and metal bump manufacturing method |
| 6136047, | Sep 20 1995 | Fujitsu Limited | Solder bump transfer plate |
| 6144100, | Oct 28 1997 | Texas Instruments Incorporated | Integrated circuit with bonding layer over active circuitry |
| 6157080, | Nov 06 1997 | Sharp Kabushiki Kaisha | Semiconductor device using a chip scale package |
| 6177731, | Jan 19 1998 | AMKOR TECHNOLOGY SINGAPORE HOLDING PTE LTD | Semiconductor package |
| 6180265, | Jun 27 1997 | Apple Inc | Flip chip solder bump pad |
| 6187680, | Oct 07 1998 | International Business Machines Corporation | Method/structure for creating aluminum wirebound pad on copper BEOL |
| 6196443, | Jul 22 1997 | International Business Machines Corporation | Pb-In-Sn tall C-4 for fatigue enhancement |
| 6198169, | Dec 17 1998 | Shinko Electric Industries Co., Ltd. | Semiconductor device and process for producing same |
| 6198619, | Apr 24 1998 | Mitsubishi Denki Kabushiki Kaisha; Mitsubishi Electric System LSI Design Corporation | Capacitor network |
| 6207467, | Aug 17 1999 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Multi-chip module with stacked dice |
| 6229220, | Jun 27 1995 | International Business Machines Corporation | Bump structure, bump forming method and package connecting body |
| 6229711, | Aug 31 1998 | SHINKO ELECTRIC INDUSTRIES, CO , LTD | Flip-chip mount board and flip-chip mount structure with improved mounting reliability |
| 6250541, | Jun 23 1997 | Visteon Global Technologies, Inc | Method of forming interconnections on electronic modules |
| 6281106, | Nov 25 1999 | FLIPCHIP INTERNATIONAL | Method of solder bumping a circuit component |
| 6294406, | Jun 26 1998 | International Business Machines Corporation | Highly integrated chip-on-chip packaging |
| 6362087, | May 05 2000 | HON HAI PRECISION INDUSTRY CO , LTD | Method for fabricating a microelectronic fabrication having formed therein a redistribution structure |
| 6372622, | Oct 26 1999 | SHENZHEN XINGUODU TECHNOLOGY CO , LTD | Fine pitch bumping with improved device standoff and bump volume |
| 6380061, | Dec 17 1998 | Shinko Electric Industries Co., Ltd. | Process for fabricating bump electrode |
| 6426281, | Jan 16 2001 | Taiwan Semiconductor Manufacturing Company | Method to form bump in bumping technology |
| 6429531, | Apr 18 2000 | SHENZHEN XINGUODU TECHNOLOGY CO , LTD | Method and apparatus for manufacturing an interconnect structure |
| 6452270, | Jan 19 2001 | Advanced Semiconductor Engineering, Inc. | Semiconductor device having bump electrode |
| 6467674, | Dec 09 1999 | AOI ELECTRONICS CO , LTD | Method of manufacturing semiconductor device having sealing film on its surface |
| 6479900, | Dec 22 1998 | SANYO ELECTRIC CO , LTD | Semiconductor device and method of manufacturing the same |
| 6495397, | Mar 28 2001 | Intel Corporation | Fluxless flip chip interconnection |
| 6501169, | Nov 29 1999 | AOI ELECTRONICS CO , LTD | Semiconductor device which prevents leakage of noise generated in a circuit element forming area and which shields against external electromagnetic noise |
| 6538331, | Jan 31 2000 | Longitude Licensing Limited | Semiconductor device and a method of manufacturing the same |
| 6541847, | Feb 04 2002 | International Business Machines Corporation | Packaging for multi-processor shared-memory system |
| 6558978, | Jan 21 2000 | Bell Semiconductor, LLC | Chip-over-chip integrated circuit package |
| 6573598, | Apr 06 1999 | LAPIS SEMICONDUCTOR CO , LTD | Semiconductor device and method of fabricating the same |
| 6578754, | Apr 27 2000 | ADVANPACK SOLUTIONS PTE LTD | Pillar connections for semiconductor chips and method of manufacture |
| 6592019, | Apr 27 2000 | FOCUS INTERCONNECT TECHNOLOGY CORP | Pillar connections for semiconductor chips and method of manufacture |
| 6600234, | Feb 03 1999 | AOI ELECTRONICS CO , LTD | Mounting structure having columnar electrodes and a sealing film |
| 6627988, | Apr 06 2000 | LAPIS SEMICONDUCTOR CO , LTD | Semiconductor device and method for manufacturing the same |
| 6627991, | Aug 05 1998 | Semiconductor Components Industries, LLC | High performance multi-chip flip package |
| 6636825, | Jul 30 1999 | Oracle America, Inc | Component level, CPU-testable, multi-chip package using grid arrays |
| 6642136, | Sep 17 2001 | Qualcomm Incorporated | Method of making a low fabrication cost, high performance, high reliability chip scale package |
| 6642610, | Dec 20 1999 | AMKOR TECHNOLOGY SINGAPORE HOLDING PTE LTD | Wire bonding method and semiconductor package manufactured using the same |
| 6653563, | Mar 30 2001 | TAIWAN SEMICONDUCTOR MANUFACTURING CO , LTD | Alternate bump metallurgy bars for power and ground routing |
| 6661100, | Jul 30 2002 | GLOBALFOUNDRIES U S INC | Low impedance power distribution structure for a semiconductor chip package |
| 6681982, | Apr 27 2000 | Advanpak Solutions Pte. Ltd. | Pillar connections for semiconductor chips and method of manufacture |
| 6683380, | Jul 07 2000 | Texas Instruments Incorporated | Integrated circuit with bonding layer over active circuitry |
| 6703713, | Sep 10 2002 | Siliconware Precision Industries Co., Ltd. | Window-type multi-chip semiconductor package |
| 6707159, | Feb 18 1999 | Rohm Co., Ltd. | Semiconductor chip and production process therefor |
| 6731003, | Mar 12 2002 | Semiconductor Components Industries, LLC | Wafer-level coated copper stud bumps |
| 6732913, | Apr 26 2001 | ADVANPACK SOLUTIONS PTE, LTD | Method for forming a wafer level chip scale package, and package formed thereby |
| 6744121, | Apr 19 2001 | Walton Advanced Electronics LTD | Multi-chip package |
| 6756664, | Nov 22 2002 | VIA Technologies, Inc. | Noise eliminating system on chip and method of making same |
| 6765299, | Mar 09 2000 | LAPIS SEMICONDUCTOR CO , LTD | Semiconductor device and the method for manufacturing the same |
| 6774475, | Jan 24 2002 | International Business Machines Corporation | Vertically stacked memory chips in FBGA packages |
| 6791178, | Nov 30 2001 | Hitachi, Ltd. | Multi-chip module including semiconductor devices and a wiring substrate for mounting the semiconductor devices |
| 6809020, | May 01 2000 | Seiko Epson Corporation | Method for forming bump, semiconductor device and method for making the same, circuit board, and electronic device |
| 6841872, | Jan 05 2000 | Hynix Semiconductor Inc | Semiconductor package and fabrication method thereof |
| 6853076, | Sep 21 2001 | Intel Corporation | Copper-containing C4 ball-limiting metallurgy stack for enhanced reliability of packaged structures and method of making same |
| 6861742, | Jan 18 2001 | Renesas Electronics Corporation | Wafer level chip size package having rerouting layers |
| 6864165, | Sep 15 2003 | Veeco Instruments INC | Method of fabricating integrated electronic chip with an interconnect device |
| 6917106, | Oct 24 2002 | Intel Corporation | Selective ball-limiting metallurgy etching processes for fabrication of electroplated tin bumps |
| 6940169, | May 21 2002 | STATS CHIPPAC PTE LTE | Torch bump |
| 6959856, | Jan 10 2003 | Samsung Electronics Co., Ltd. | Solder bump structure and method for forming a solder bump |
| 6963136, | Dec 18 2000 | Renesas Electronics Corporation | Semiconductor integrated circuit device |
| 6977435, | Sep 09 2003 | TAHOE RESEARCH, LTD | Thick metal layer integrated process flow to improve power delivery and mechanical buffering |
| 6998334, | Jul 08 2002 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Semiconductor devices with permanent polymer stencil and method for manufacturing the same |
| 6998710, | Dec 24 2003 | Fujitsu Limited | High-frequency device |
| 7008867, | Feb 21 2003 | HON HAI PRECISION INDUSTRY CO , LTD | Method for forming copper bump antioxidation surface |
| 7045899, | Oct 15 2002 | LAPIS SEMICONDUCTOR CO , LTD | Semiconductor device and fabrication method of the same |
| 7074050, | Nov 17 2005 | International Business Machines Corporation | Socket assembly with incorporated memory structure |
| 7078331, | Jul 23 2003 | Samsung Electronics Co., Ltd. | Method of forming redistribution bump and semiconductor chip and mount structure fabricated using the same |
| 7084660, | Apr 04 2005 | International Business Machines Corporation | System and method for accelerated detection of transient particle induced soft error rates in integrated circuits |
| 7098127, | Dec 02 2002 | Seiko Epson Corporation | Semiconductor device, method for manufacturing the same, circuit substrate, electro-optical apparatus, and electronic equipment |
| 7109118, | May 07 2003 | MICROFABRICA INC | Electrochemical fabrication methods including use of surface treatments to reduce overplating and/or planarization during formation of multi-layer three-dimensional structures |
| 7135766, | Nov 30 2004 | Qorvo US, Inc | Integrated power devices and signal isolation structure |
| 7135770, | Feb 07 2002 | Godo Kaisha IP Bridge 1 | Semiconductor element with conductive columnar projection and a semiconductor device with conductive columnar projection |
| 7148566, | Mar 26 2001 | International Business Machines Corporation | Method and structure for an organic package with improved BGA life |
| 7196001, | Sep 21 2001 | Intel Corporation | Copper-containing C4 ball-limiting metallurgy stack for enhanced reliability of packaged structures and method of making same |
| 7220657, | Jan 27 1999 | Shinko Electric Industries, Co., Ltd. | Semiconductor wafer and semiconductor device provided with columnar electrodes and methods of producing the wafer and device |
| 7242099, | Oct 25 2002 | Qualcomm Incorporated | Chip package with multiple chips connected by bumps |
| 7246432, | Jun 28 2005 | Seiko Epson Corporation | Method of manufacturing semiconductor device |
| 7268438, | Feb 07 2002 | Godo Kaisha IP Bridge 1 | Semiconductor element including a wet prevention film |
| 7335536, | Sep 01 2005 | Texas Instruments Incorporated | Method for fabricating low resistance, low inductance interconnections in high current semiconductor devices |
| 7382005, | Mar 05 2001 | Qualcomm Incorporated | Circuit component with bump formed over chip |
| 7449406, | Feb 07 2002 | Godo Kaisha IP Bridge 1 | Semiconductor element and a producing method for the same, and a semiconductor device and a producing method for the same |
| 7456089, | May 12 2004 | SOCIONEXT INC | Semiconductor device and method of manufacturing the semiconductor device |
| 7462942, | Oct 09 2003 | Advanpack Solutions Pte Ltd | Die pillar structures and a method of their formation |
| 7465654, | Jul 09 2004 | Qualcomm Incorporated | Structure of gold bumps and gold conductors on one IC die and methods of manufacturing the structures |
| 7479690, | Jul 22 2005 | LAPIS SEMICONDUCTOR CO , LTD | Semiconductor device |
| 7505284, | May 12 2005 | International Business Machines Corporation | System for assembling electronic components of an electronic system |
| 20010014015, | |||
| 20010040290, | |||
| 20020033412, | |||
| 20020043723, | |||
| 20020149117, | |||
| 20020149118, | |||
| 20030006062, | |||
| 20030116860, | |||
| 20030122236, | |||
| 20030127717, | |||
| 20030127734, | |||
| 20030151140, | |||
| 20030218246, | |||
| 20040007779, | |||
| 20050032362, | |||
| 20060019490, | |||
| 20080284037, | |||
| 20090035893, | |||
| 20090057894, | |||
| EP1536469, | |||
| JP1061038, | |||
| JP1961221, | |||
| JP1985660, | |||
| JP2000100869, | |||
| JP2000260803, | |||
| JP2002016096, | |||
| JP2002261111, | |||
| JP2006128662, | |||
| JP2006147810, | |||
| JP2177540, | |||
| JP2785338, | |||
| JP3829325, | |||
| JP3850261, | |||
| JP3856304, | |||
| JP4278543, | |||
| JP4318935, | |||
| JP60217646, | |||
| JP62234352, | |||
| JP7191641, | |||
| JP8013166, | |||
| JP8172096, | |||
| TW447060, | |||
| TW468246, | |||
| TW471146, | |||
| TW539241, | |||
| TW554612, | |||
| TW556961, | |||
| TW557556, | |||
| TW558814, | |||
| TW563234, | |||
| TW565925, |
| Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
| May 29 2008 | Megica Corporation | (assignment on the face of the patent) | / |
| Date | Maintenance Fee Events |
| Date | Maintenance Schedule |
| Jun 28 2014 | 4 years fee payment window open |
| Dec 28 2014 | 6 months grace period start (w surcharge) |
| Jun 28 2015 | patent expiry (for year 4) |
| Jun 28 2017 | 2 years to revive unintentionally abandoned end. (for year 4) |
| Jun 28 2018 | 8 years fee payment window open |
| Dec 28 2018 | 6 months grace period start (w surcharge) |
| Jun 28 2019 | patent expiry (for year 8) |
| Jun 28 2021 | 2 years to revive unintentionally abandoned end. (for year 8) |
| Jun 28 2022 | 12 years fee payment window open |
| Dec 28 2022 | 6 months grace period start (w surcharge) |
| Jun 28 2023 | patent expiry (for year 12) |
| Jun 28 2025 | 2 years to revive unintentionally abandoned end. (for year 12) |