Provided is a block time domain equalizer (tde) for a time reversal-Space time block Codes (tr-STBC) system. The block tde comprises a block equalizer which generates an output based on an equalizer tap weight with respect to two consecutively received blocks, an equalizer tap weight updating unit which generates an error vector based on the output and the equalizer tap weight and updates the equalizer tap weight using the error vector, and a signal processing unit which processes the output into a digital signal wherein zero padding is eliminated from the output.
|
16. A method for performing a block RLS algorithm in a block tde for a tr-STBC system, the method comprising:
initializing an equalizer tap weight;
generating an error vector for a block equalizer wherein the block equalizer is included in the block tde;
updating the equalizer tap weight based on the error vector, the equalizer tap weight, and an output of the block equalizer; and
repeatedly performing the generating and the updating according to a received block wherein the received block is input into the block tde.
12. A method for performing a block nlms algorithm in a block tde for a tr-STBC system, the method comprising:
initializing an equalizer tap weight;
generating an error vector for a block equalizer wherein the block equalizer is included in the block tde;
updating the equalizer tap weight based on the error vector, the equalizer tap weight, and an output of the block equalizer; and
repeatedly performing the generating and the updating according to a received block wherein the received block is inputted into the block tde.
1. A block time domain equalizer (tde) for a time reversal-Space time block Code (tr-STBC) system, the block tde comprising:
a block equalizer which generates an output based on an equalizer tap weight with respect to two consecutively received blocks;
an equalizer tap weight updating unit which generates an error vector based on the output and the equalizer tap weight and updates the equalizer tap weight using the error vector; and
a signal processing unit which processes the output into a digital signal wherein zero padding is eliminated from the output.
20. A computer-readable recording medium storing a program that implements a method which performs a block nlms algorithm in a block tde for a tr-STBC system, the method comprising:
initializing an equalizer tap weight;
generating an error vector for a block equalizer wherein the block equalizer is included in the block tde;
updating the equalizer tap weight based on the error vector, the equalizer tap weight, and an output of the block equalizer; and
repeatedly performing the generating and the updating according to a received block wherein the received block is inputted into the block tde.
2. The block tde of
{tilde over (w)}*1=conv(w,h1), [Equation 35] where w denotes an element of an equalizer matrix W, and h1 denotes one of Channel Impulse Responses (CIRs) of two channels fixed in the consecutive received blocks; and
w2=conv(w,h2), [Equation 36] where h2 denotes another one of the CIRs of the two channels.
3. The block tde of
wo={tilde over (w)}*o, and [Equation 37] the block equalizer generates the output by
where each of {circumflex over (x)}1(k) and {circumflex over ({tilde over (x)}*2(k) denotes the outputs, and U is generated based on the received block.
4. The block tde of
where Y(i) has a dimension of (N+2V+q−1)×(q+V), and y(i) is the i-th received block which is generated by the same method as a method of calculating the k-th received block and a k+1-th received block, which are consecutively received and given by
y(k)=[y(k)(0), . . . , y(k)(N+V−1)]T y(k+1)=[y(k+1)(0), . . . , y(k+1)(N+V−1)]T, [Equation 40] where N denotes a length of the received block.
5. The block tde of
where ek denotes the error vector, each of {circumflex over (x)}1(k) and {circumflex over ({tilde over (x)}*2(k) denotes the outputs, and each of x1ext(k) and {tilde over (x)}*2ext(k) denotes the desired responses, and
the desired responses are respectively given by
x1ext(k)=[01×[(2V+q−1)/2],(x1(k))T,01×[(2V+q−1)/2]]T {tilde over (x)}*2ext(k)=[01×[(2V+q−1)/2],({tilde over (x)}*2(k))T,01×[(2V+q−1)/2]]T. [Equation 42] 6. The block tde of
Pk(m,m)=μ/|U(m,:)|2, for m=1, . . . , 2qa wk+2=wk+PkUTe*k, [Equation 43] where μ denotes a predetermined positive number, and U is generated based on the received block.
7. The block tde of
w0=02q P0=02q where q denotes a number of taps associated with the block tde, qa denotes a sum of q and V, and V denotes a number of zero paddings included with the received block in a frame.
8. The block tde of
a truncate block which eliminates the zero padding from the output; and
a mode switch which switches a training mode for a training block and a direct mode for a data block.
9. The block tde of
Φk+2=λΦk+UHU wk+2=wk+Φk−1UTe*k [Equation 45] where λ denotes a relatively positive number which is predetermined and close to 1, and U is generated based on the received block.
10. The block tde of
w0=02q Φ0=I2q where q denotes a number of taps associated with the block tde, qa denotes a sum of q and V, and V denotes a number of zero paddings included with the received block in a frame.
11. The block tde of
a truncate block which eliminates the zero padding from the output; and
a mode switch which switches a training mode for a training block and a direct mode for a data block.
13. The method of
{tilde over (w)}*1=conv(w,h1), [Equation 47] where w denotes an element of an equalizer matrix W, and h1 denotes one of CIRs of two channels fixed in the consecutive received blocks, and
w2=conv(w,h2), [Equation 48] where h2 denotes another one of the CIRs of the two channels; and
the initializing initializes the equalizer tap weight by
w0=02q P0=02q where q denotes a number of taps associated with the block tde, qa denotes a sum of q and V, and V denotes a number of zero paddings included with the received block in a frame.
14. The method of
where each of {circumflex over (x)}1(k) and {circumflex over ({tilde over (x)}*2(k) denotes the outputs, and each of x1ext(k) and {tilde over (x)}*2ext(k), denotes the desired responses, and
the desired responses are generated in the block tde, and given by
x1ext(k)=[01×[(2V+q−1)/2],(x1(k))T,01×((2V+q−1)/2)]T {tilde over (x)}*2ext(k)=[01×[(2V+q−1)/2],({tilde over (x)}*2(k))T,01×((2V+q−1)/2)]T. [Equation 51] 15. The method of
Pk(m,m)=μ/|U(m,:)|2, for m=1, . . . , 2qa wk+2=wk+PkUTe*k [Equation 52] where e*k denotes the conjugate complex number and μ denotes a predetermined positive number.
17. The method of
{tilde over (w)}*1=conv(w,h1), [Equation 53] where w denotes an element of an equalizer matrix W, and h1 denotes one of CIRs of two channels fixed in the consecutive received blocks, and
w2=conv(w,h2), [Equation 54] where h2 denotes another one of the CIRs of the two channels; and
the initializing initializes the equalizer tap weight by
w0=02q Φ0=I2q where q denotes a number of taps associated with the block tde, qa denotes a sum of q and V, and V denotes a number of zero paddings included with the received block in a frame.
18. The method of
where each of {circumflex over (x)}*1(k) and {circumflex over ({tilde over (x)}*2(k) denotes the outputs, and each of x*1ext(k), and {tilde over (x)}*2ext(k) denotes the desired responses, and
the desired responses are respectively generated in the block tde and given by
x1ext(k)=[01×[(2V+q−1)/2],(x1(k))T,01×((2V+q−1)/2)]T {tilde over (x)}*2ext(k)=[01×[(2V+q−1)/2],({tilde over (x)}*2(k))T,01×((2V+q−1)/2)]T. [Equation 57] 19. The method of
Φk+2=λΦk+UHU wk+2=wk+wk−1UTe*k [Equation 58] where e*k denotes the conjugate complex number, λ denotes a positive number which is predetermined and close to 1, and U is generated based on the received block.
|
This application claims the benefit of Korean Patent Application No. 10-2006-0094887, filed on Sep. 28, 2006, in the Korean Intellectual Property Office, the entire disclosure of which is incorporated herein by reference.
1. Field of the Invention
Methods and apparatuses consistent with the present invention relate to a block Time Domain Equalizer (TDE) for a Time Reversal-Space Time Block Code (TR-STBC) system, and encoding and equalizing a received signal in the block TDE. More particularly, methods and apparatuses consistent with the present invention relate to the block TDE which has a tap length independent of a data block length and includes training and data blocks in the same block by using a block equalizer where a decoder and an equalizer are combined, so that it can be used in fast time-varying channels, and encoding and equalizing a received signal in the block TDE.
2. Description of Related Art
In the last decade, a huge growth in wireless technologies like cellular telephony, personal/portable devices and the mobile Internet has been seen. The fundamental phenomenon which makes reliable wireless transmission difficult is time-varying multipath fading of the wireless channel. However, recent research has proven that spatial diversity techniques are effective at mitigating this multipath fading.
A Time Reversal-Space Time Block Coding (TR-STBC) scheme in which the spatial diversity technique is adopted combines time-domain filtering, conjugation, and time-reversal operations. Outputs of the TR-STBC decoder are decoupled but contain residual Inter-Symbol Interference (ISI) which must be mitigated using equalizers.
Unfortunately, to perform this equalization, the optimal maximum likelihood sequence estimation techniques have exponentially increasing complexity with the signal constellation size and Channel Impulse Response (CIR) length.
Conventional block STBC structures for frequency selective fading channels which have been attempted to solve the above-mentioned problem require explicit knowledge of the CIR with respect to the decoding and equalization of the STBC transmissions.
However, as a combined decoder/adaptive equalizer scheme is based on frequency domain block equalization, the equalizer is constrained to have the same length as the data block length. Since combining the training block and the data block within the same block is difficult, there is difficulty in using a conventional TR-STBC system in the fast time-varying channel.
It is an aspect of the present invention to provide a block Time Domain Equalizer (TDE) for a Time Reversal-Space Time Block Code (TR-STBC) system in which the block TDE which combines a decoder and an equalizer, thereby reducing the computational complexity, and facilitating the driving in real-time.
Another aspect of the present invention provides a block TDE for a TR-STBC system in which a decoder/equalizer length is independent of the block length, thereby reducing the computational complexity, and in which the training and data blocks are included in the same block through flexibility in use of different length training and data blocks.
Still another aspect of the present invention provides a block TDE for a TR-STBC system in which a new frame structure where the training and data blocks are mixed in the same block is used, thereby increasing efficiency in channels having high mobility.
According to an aspect of the present invention, there is provided a block TDE for a TR-STBC system, comprising a block equalizer which generates an output based on an equalizer tap weight with respect to two consecutively received blocks; an equalizer tap weight updating unit which generates an error vector based on the output and the equalizer tap weight and updates the equalizer tap weight using the error vector; and a signal processing unit which processes the output into a digital signal wherein zero padding is eliminated from the output.
In this instance, the equalizer tap weight is wk, and includes w1 and w2, which are respectively represented as
{tilde over (w)}*1=conv(w,h1), [Equation 1]
where w denotes an element of an equalizer matrix W, and h1 denotes one of Channel Impulse Responses (CIRs) of two channels fixed in the consecutive received blocks; and
w2=conv(w,h2), [Equation 2]
where h2 denotes another one of the CIRs of the two channels.
Also, the equalizer tap weight has a characteristic in that values before and after applying computation for time-reversal and complex conjugate are identical to each other, in which the complex conjugate is given by
wo={tilde over (w)}*o, and [Equation 3]
the block equalizer generates the output by
where each of {circumflex over (x)}1(k) and *2(k) denotes the outputs, and U is generated based on the received block.
According to another aspect of the present invention, there is provided a frame structure used in the block TDE, in which a symbol block including a training block and a data block with different lengths is mixed with at least one TR-STBC block included in the frame.
The above and other aspects of the present invention will become apparent and more readily appreciated from the following detailed description of certain exemplary embodiments of the invention, taken in conjunction with the accompanying drawings of which:
Reference will now be made in detail to exemplary embodiments of the present invention, examples of which are illustrated in the accompanying drawings, wherein like reference numerals refer to the like elements throughout. The exemplary embodiments are described below in order to explain the present invention by referring to the figures.
I. Background
1. Time Reversal-Space Time Block Code (TR-STBC)
In the TR-STBC system, data symbols are transmitted from antennas in blocks of length N to a receiver. During a k-th block interval 301, where k is even, a first antenna 302 transmits a symbol block 303 to the receiver. The symbol block 303 is represented as
x1(k)=[x1(k)(0), . . . , x1(k)(N−1)]T. [Equation 5]
Also, a second antenna 304 transmits a symbol block 305 to the receiver. The symbol block 305 is represented as
x2(k)=[x2(k)(0), . . . , x2(k)(N−1)]T. [Equation 6]
During the k+1-th block interval, the symbol block 305 is time reversed, which is given by Equation 7. Specifically, a sequence of vector elements represented as Equation 6 is changed. The symbol block 305 is complex conjugated and negated as indicated by reference segment 306, and thereby transmitted to the receiver from the first antenna 302.
x1(k+1)=−{tilde over (x)}*2(k)=[−x*2(k)(N−1), . . . , −x*2(k)(0)]T. [Equation 7]
Also, during the k+1-th block interval, the symbol block 303 is time reversed and complex conjugated as indicated by reference segment 307, which is given by Equation 8, and thereby transmitted to the receiver from the second antenna 304.
x2(k+1)={tilde over (x)}*1(k)=[x*1(k)(N−1), . . . , x*1(k)(0)]T. [Equation 8]
After each data block, zero-padding consisting of V zero symbols is inserted to overcome the inter-block interference, where V is the memory of the channel. Then, the received blocks are given by
y(k)=[y(k)(0), . . . , y(k)(N+V−1)]T
y(k+1)=[y(k+1)(0), . . . , y(k+1)(N+V−1)]T. [Equation 9]
Also, additive white noises are given by
y(k)=H1(k)x1(k)+H2(k)x2(k)+n(k)
y(k+1)=H1(k)x1(k+1)+H2(k)x2(k+1)+n(k+1), [Equation 10]
where n(k) and n(k+1) are noise vectors with covariance matrix σn2I(N+V), and H1(k) and H2(k) are the channel convolution matrices of channel 1 and 2, respectively. Also, matrix Hi(k) has a dimension of (N+V)×N, which is given by
where hi(k)=[hi(k)(0),hi(k)(1), . . . , hi(k)(V)]T is the i-th Channel Impulse Responses (CIR) sequence.
Here, Equation 12 is obtained by using the same encoding rules as encoding rules applied in Equation 7 and Equation 8, which is given by
where matrix {tilde over (H)}*i(k) has the same form as Equation 11 with {tilde over (h)}*i(k) replaced by hi(k). Matrix H has the property that the transmitted blocks x1(k) and x2(k) become decoupled by Equation 13 which is given by
where matrices Hid(k) and {tilde over (H)}*id(k) have the same form as Equation 11, but with dimensions of (N+2V)×(N+V). Thus, the resulting output from the TR-STBC decoder is represented as
where G(k) is represented as
2. Minimum-Mean-Square-Error (MMSE) Equalizer
As described above, the decoupled outputs from the equalizer are given by
z1=Gx1+{tilde over (H)}*1dn+H2dñ*
z2=Gx2+{tilde over (H)}*2dn−H1dñ*, [Equation 16]
where the (k) and (k+1) superscripts are dropped from the notation. The decoupled signals generated by Equation 16 have equal channel gain matrices and can show that the noise statistics are the same. Therefore, the same MMSE tap weights can be applied to both blocks z1 and z2 to remove Inter-Symbol Interference (ISI). Therefore, we now only consider a block of one decoder's outputs, that is, z1=[z1(0), . . . , z1(N+2V−1)]T, when deriving the MMSE solution for the equalizer taps.
We assume that the q-tap equalizer is symbol spaced with tap weight vector w. Also, we assume that q is an odd integer. The output of the block equalizer is written {circumflex over (x)}1=Z1w, where Z1 has a dimension of (N+2V+q−1)×q and is given by
The estimation error at the output of the equalizer is represented as
e1=x1ext−Z1w
x1ext=[01×[(2V+q−1)/2],x1T,01×[(2V+q−1)/2]]T, [Equation 18]
where the tap weight vector w for minimizing the Mean-Square-Error (MSE) is obtained by Equation 19, and gradient w* of the tap weight vector w is further obtained. Also, the optimum MMSE equalizer tap weight vector is yielded by Equation 20. Equation 19 and Equation 20 are respectively represented as
J(w)=E{∥x1ext−Z1w∥2}, [Equation 19]
wo=[E{Z1HZ1}]−1E{Z1Hx1ext}, [Equation 20]
where an autocorrelation matrix E{Z1HZ1} having a dimension of (q×q) is represented as
where Rz is given by E{z1z1H}=σx2GGH+σn2{tilde over (H)}*1d{tilde over (H)}*1dH+σn2H2dH2dH and denotes the autocorrelation matrix of z1, and Trk(Rz) denotes the k-th off-diagonal trace of matrix Rz. Similarly, if we define q-dimensional cross-correlation vector
we can show that its k-th row can be written
where p=(q+1)/2 and the optimum MMSE equalizer tap weights can be obtained by substituting Equation 21 and Equation 22 into Equation 20.
II. Block Time Domain Equalizer (TDE) According to an Exemplary Embodiment of the Present Invention
Using the property that the tap weight vector wo is the same for both outputs z1 and z2 from equation 12 through 14, the equalizer outputs for the two streams {circumflex over (x)}1 and {circumflex over (x)}2 are represented as
where equalizer matrix W has a dimension of (N+2V+q−1)×(N+2V), which is given by
Also, the optimal tap weight vector wo generated by Equation 23 and Equation 24 has the conjugate time-reversal symmetry property, as given by Equation 3.
Enforcing this property on the TDE, Equation 23 can be rewrited as
where joint equalizer-channel matrices A1=W H1d and A2=W H2d. When time reversing and conjugating {circumflex over (x)}2, and substituting for {circumflex over (x)}2 of Equation 25, Equation 26 is obtained and given by
Here, when Equation 1 and Equation 2 having a tap weight of length qa=q+V are respectively applied with respect to the block equalizer, that is, the combined equalizer and decoder, Equation 27 is obtained with respect to an output of the output equalizer, which is given by
where matrix Y(i) of Equation 27 is represented as Equation 28 which has a dimension of (N+2V+q−1)×(q+V) and is given by
where Y(k) may be a k-th matrix formed by the same method as a method of calculating matrix Y(i) with respect to the i-th received block in Equation 28, and y(i) may be an i-th received block formed by the same method as a method of calculating k-th and k+1-th received blocks which are consecutively received in Equation 10. Also, {tilde over (Y)}*(i) is formed by replacing y(i) by {tilde over (y)}*(i) in Equation 28.
Here, since the equalizer tap weights wk are isolated in Equation 27, the equalizer tap weights wk are easily adapted by using block versions of the Normalized Least Mean Square (NLMS) and Recursive Least Square (RLS) algorithms. First, an error vector is generated based on the output of the block equalizer and the equalizer tap weights. Next, the equalizer tap weight is updated using the error vector. Here, the error vector ek may be generated by comparing the outputs {circumflex over (x)}1(k) and *2(k) and desired responses x1ext(k) and {tilde over (x)}*2ext(k), which is given by
Also, the desired responses are generated by
x1ext(k)=[01×[(2V+q−1)/2],(x1(k))T,01×[(2V+q−1)/2]]T
{tilde over (x)}*2ext(k)=[01×[(2V+q−1)/2],({tilde over (x)}*2(k))T,01×[(2V+q−1)/2]]T. [Equation 30]
The block NLMS and RLS algorithms are summarized in Table 1 and 2 as methods of updating the tap weight vector based on the error vector.
TABLE 1
Block NLMS Algorithm
Initial conditions:
w0 = 02q
P0 = 02q
where μ is small positive
Update taps at each iteration using:
Pk(m,m) = μ/|U(m, :)|2, for m = 1, . . . , 2qa
wk+2 = wk + PkUTek*
TABLE 2
Block RLS Algorithm
Initial conditions:
w0 = 02q
Φ0 = I2q
where λ is small positive close to 1
Update taps at each iteration using:
Φk+2 = λΦk + UHU
wk+2 = wk + Φk−1UTek*
First, Table 1 illustrates the block NLMS algorithm. As illustrated in Table 1, in the block TDE, an initial condition with respect to the equalizer tap weights depicted in Equation 1 is given by
w0=02q
P0=02q
Also, the equalizer tap weight is repeatedly updated according to the received block by using Equation 32 given by
Pk(m,m)=μ/|U(m,:)|2, for m=1, . . . , 2qa
wk+2=wk+PkUTe*k [Equation 32]
Specifically, the block TDE initializes the equalizer tap weight for the block NLMS algorithm, and generates an error vector for the block equalizer included in the block TDE, thereby updates the equalizer tap weight based on the error vector, the equalizer tap weight, and the block equalizer output. Also, the block TDE generates the error vector at every received block and thereby repeatedly updates the equalizer tap weight.
Table 2 illustrates the block RLS algorithm. As illustrated in Table 2, in the block TDE, an initial condition with respect to the equalizer tap weights depicted in Equation 2 is given by
w0=02q
Φ0=I2q
Also, the equalizer tap weight is repeatedly updated according to the received block by using Equation 34 given by
Φk+2=λΦk+UHU
wk+2=wk+Φk−1UTe*k [Equation 34]
Here, in the block TDE 500, matrix U contains four convolution sub-matrices and the convolution operation is commutative, and an equivalent linear filter representation for the block equalizer 501 is shown in
Outputs of the equalizer tap weights 603 and 604 are combined and thereby become one output of the block equalizer 501 as {circumflex over (x)}1(k), and outputs of the equalizer tap weights 605 and 606 are combined and thereby become a remaining output of the block equalizer 501 as *2(k).
As described above, the block TDE which combines the decoder and the equalizer is used, thereby reducing the computational complexity, and facilitating the driving in real-time. The block TDE in which a decoder/equalizer length is independent of the block length is used, thereby reducing the computational complexity. Also, the training and data blocks are included in the same block through flexibility when using different length training and data blocks.
The conventional frame structure of
This frame structure of
Using this property of the block TDE scheme of the frame structure of
As described above, a new frame structure where the training and data blocks are mixed in the same block is used, thereby increasing efficiency in channels having high mobility.
III. Simulation Results
Because the FDE is forced to have as many equalizer taps as the block size, the length of the FDE is kept constant at 256, that is, the block size used in the simulation. It is obvious that the optimum length of the TDE increases with the SNR and also is much less than the length of the FDE.
The TU channel varies from sample to sample. The frame structure A described in
The operation method according to the present exemplary embodiment may be recorded in computer-readable media including program instructions to implement various operations embodied by a computer. The media may also include, alone or in combination with the program instructions, data files, data structures, and the like. The media and program instructions may be those specially designed and constructed for the purposes of the present invention, or they may be of the kind well-known and available to those having skill in the computer software arts. Examples of computer readable media include magnetic media such as hard disks, floppy disks, and magnetic tape; optical media such as CD ROM disks and DVD; magneto-optical media such as optical disks; and hardware devices that are specially configured to store and perform program instructions, such as read only memory (ROM), random access memory (RAM), flash memory, and the like. Examples of program instructions include both machine code, such as produced by a compiler, and files containing higher level code that may be executed by the computer using an interpreter. The described hardware devices may be configured to act as one or more software modules in order to perform the operations of the above-described embodiments of the present invention.
As described above, according to the present invention, the block TDE which combines a decoder and an equalizer is used, thereby reducing the computational complexity, and facilitating the driving in real-time.
According to the present invention, a decoder/equalizer length is independent of the block length, thereby reducing the computational complexity, and in which the training and data blocks are included in the same block through flexibility in use of different length training and data blocks.
According to the present invention, a new frame structure where the training and data blocks are mixed in the same block is used, thereby increasing efficiency in channels having high mobility.
Although a few exemplary embodiments of the present invention have been shown and described, the present invention is not limited to the described exemplary embodiments. Instead, it would be appreciated by those skilled in the art that changes may be made to these exemplary embodiments without departing from the principles and spirit of the invention, the scope of which is defined by the claims and their equivalents.
Kim, Eung Sun, Firag, Abdulla, Garth, Lee M.
Patent | Priority | Assignee | Title |
10880041, | Mar 09 2017 | SAMSUNG ELECTRONICS CO , LTD | Apparatus for transmitting broadcast signal, apparatus for receiving broadcast signal, and method therefor |
8767812, | Apr 15 2010 | Ikanos Communications, Inc.; Ikanos Communications, Inc | Systems and methods for frequency domain realization of non-integer fractionally spaced time domain equalization |
Patent | Priority | Assignee | Title |
7190734, | May 25 2001 | Regents of the University of Minnesota | Space-time coded transmissions within a wireless communication network |
7471734, | Apr 26 2001 | Google Technology Holdings LLC | Space-time transmit diversity scheme for time-dispersive propagation media |
20020076777, | |||
20020181430, | |||
20040013180, | |||
20050254590, | |||
20060182193, | |||
KR1020010079740, | |||
KR1020020071861, | |||
KR1020050081226, | |||
KR1020050117436, | |||
KR1020060065059, | |||
KR1020070085494, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Sep 07 2007 | Samsung Electronics Co., Ltd. | (assignment on the face of the patent) | / | |||
Oct 03 2007 | GARTH, LEE M | SAMSUNG ELECTRONICS CO , LTD | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 020137 | /0389 | |
Oct 03 2007 | FIRAG, ABDULLA | SAMSUNG ELECTRONICS CO , LTD | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 020137 | /0389 | |
Oct 03 2007 | KIM, EUNG SUN | SAMSUNG ELECTRONICS CO , LTD | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 020137 | /0389 |
Date | Maintenance Fee Events |
Sep 21 2011 | ASPN: Payor Number Assigned. |
Nov 24 2014 | M1551: Payment of Maintenance Fee, 4th Year, Large Entity. |
Nov 20 2018 | M1552: Payment of Maintenance Fee, 8th Year, Large Entity. |
Nov 21 2022 | M1553: Payment of Maintenance Fee, 12th Year, Large Entity. |
Date | Maintenance Schedule |
Jun 28 2014 | 4 years fee payment window open |
Dec 28 2014 | 6 months grace period start (w surcharge) |
Jun 28 2015 | patent expiry (for year 4) |
Jun 28 2017 | 2 years to revive unintentionally abandoned end. (for year 4) |
Jun 28 2018 | 8 years fee payment window open |
Dec 28 2018 | 6 months grace period start (w surcharge) |
Jun 28 2019 | patent expiry (for year 8) |
Jun 28 2021 | 2 years to revive unintentionally abandoned end. (for year 8) |
Jun 28 2022 | 12 years fee payment window open |
Dec 28 2022 | 6 months grace period start (w surcharge) |
Jun 28 2023 | patent expiry (for year 12) |
Jun 28 2025 | 2 years to revive unintentionally abandoned end. (for year 12) |