A method of singulating a semiconductor die from a wafer is provided. The method includes etching or cutting several trenches into the wafer from a front surface of the wafer, such that each trench extends along an entire side of the die; depositing a passivation layer into the trenches to form a passivation plug on at least a bottom of the trenches to protect the dies and immobilize them during singulation; and forming a rigid carrier layer or plate at the first side of the wafer to secure the dies. The wafer is then ground from the back side to expose the bottom of each trench, a metal layer is formed on the back surface of the wafer; dicing tape is added, the carrier layer is removed, and the die is separated from the wafer by laser cutting or by flexing the tape.

Patent
   8153464
Priority
Oct 18 2005
Filed
Oct 18 2006
Issued
Apr 10 2012
Expiry
Apr 08 2028
Extension
538 days
Assg.orig
Entity
Large
3
35
EXPIRED
1. A method of singulating a semiconductor die from a wafer, the method comprising:
at least one of etching or cutting a plurality of trenches into the wafer from a first side of the wafer, each trench including opposite sidewalls and extending through at least a majority of a depth of the wafer along an entire side of the die;
depositing a passivation body into each of the plurality of trenches, each passivation body partially filling a respective trench and including a lining along each of the sidewalls of the respective trench, the linings in each trench being spaced from one another with empty space;
forming a carrier layer at the first side of the wafer;
grinding the wafer from the second side to expose the bottom of each trench of the plurality of trenches;
forming a metal layer on a second side of the wafer;
removing the carrier layer; and
separating the die from the wafer.
9. A method of singulating a semiconductor die from a wafer, the method comprising:
at least one of etching or cutting a plurality of trenches into the wafer from a first side of the wafer, each trench including opposite sidewalls and extending through at least a majority of a depth of the wafer along an entire side of the die;
depositing a passivation body into each of the plurality of trenches, each passivation body partially filling a respective trench and including a lining along each of the sidewalls of the respective trench, the linings in each trench being spaced from one another with empty space;
forming an adhesive layer at the first side of the wafer, said adhesive layer filling said empty space of said plurality of trenches;
forming a carrier layer above the adhesive layer;
grinding the wafer from the second side to expose the bottom of each trench of the plurality of trenches;
forming a metal layer on a second side of the wafer;
removing the carrier layer by dissolving or deactivating the adhesive layer; and
separating the die from the wafer.
2. The method of claim 1, wherein the method further comprises forming an adhesive layer immediately beneath the carrier layer, wherein the removing the carrier layer comprises at least one of dissolving or deactivating the adhesive layer.
3. The method of claim 1, wherein the metal layer on the second side comprises a back metal layer.
4. The method of claim 1, wherein the method further comprises adding tape directly over the metal layer on the second side before the removing the carrier layer.
5. The method of claim 4, wherein the separating the die comprises flexing the tape.
6. The method of claim 1, wherein the separating the die comprises laser cutting the passivation body of each of the plurality of trenches.
7. The method of claim 1, wherein the passivation body comprises an oxide.
8. The method of claim 1, wherein the passivation body comprises polyimide.
10. The method of claim 9, wherein the metal layer on the second side comprises a back metal layer.
11. The method of claim 9, wherein the method further comprises adding tape directly over the metal layer on the second side before the removing the carrier layer.
12. The method of claim 11, wherein the separating the die comprises flexing the tape.
13. The method of claim 9, wherein the separating the die comprises laser cutting the passivation body of each of the plurality of trenches.
14. The method of claim 9, wherein the passivation body comprises an oxide.
15. The method of claim 9, wherein the passivation body comprises polyimide.

The present application claims priority from U.S. Provisional Application No. 60/727,711, filed Oct. 18, 2005, which is incorporated in full herein by reference.

This invention relates to semiconductor device processing and more specifically relates to a novel process for singulating semiconductor dies from a wafer.

Semiconductor dies such as diodes, transistors and the like are commonly processed (formed) simultaneously in a large area wafer. Such wafers may be made of monocrystaline silicon or other materials, such as gallium nitride on a suitable substrate such as silicon or the like. After the processing steps are completed, the wafers are singulated, separating the die from the wafer. This “dicing,” separation or singulating operation is commonly carried out by sawing through the “streets” between the dies within the wafers.

Singulating the dies of the wafer, for example, by sawing the wafer along the streets after the wafer is complete, including metal layers on the back or front side, can be a time consuming and costly process. Further, the singulation process can damage portions of the dies, including the sides of the dies.

A method of singulating a semiconductor die from a wafer, including: etching or cutting several trenches into the wafer from a first side, such as a front surface, of the wafer, such that each trench extends through at least a majority of a depth of the wafer along an entire side of the die; depositing a passivation layer into the trenches to form a passivation plug on at least a bottom of the trenches; forming a carrier layer at the first side of the wafer; grinding the wafer from the back side to expose the bottom of each trench before the forming of the metal layer; forming a metal layer on a second side, such as a back surface, of the wafer; removing the carrier layer; and separating the die from the wafer.

Further an adhesive layer may be formed immediately beneath the carrier layer, such that the carrier layer is removed by dissolving or deactivating the adhesive layer.

Also, the metal layer on the second side may be a back metal layer. Dicing tape may be added directly over the metal layer on the second side before the removing of the carrier layer. The die may be separated by flexing the tape and/or by laser cutting the passivation plug.

FIG. 1 is a sectional schematic illustration of side view of a portion of a wafer where two dies of the wafer will be separated;

FIG. 2 is a sectional schematic illustration of side view of the wafer with a trench etched or cut at a street in the wafer;

FIG. 3 is a sectional schematic illustration of the side view of the wafer with passivation layer deposited into the trench;

FIG. 4 is a sectional schematic illustration of a side view of the wafer with an adhesive layer and a carrier layer added to the first side of the wafer;

FIG. 5 is a sectional schematic illustration of a side view of the wafer with the second side of the wafer having been ground/polished back to expose the bottom of the trench and with a back metal deposited on the second side of the wafer after the grinding/polishing step;

FIG. 6 is a sectional schematic illustration of a side view of the wafer with the dicing tape deposited over the back metal and the adhesive layer and the carrier layer removed from the first side of the wafer; and

FIG. 7 is a sectional schematic illustration side view of a wafer showing the separation by cutting or flexing of the tape along the trench.

A method of singulating the dies of the wafer will now be described with reference to FIGS. 1-6. A silicon wafer 10 has several laterally spaced devices, such as devices 11 and 12 of any desired device type and form necessary for the dies which they comprise. The wafer 10 can be of any desired material, such as silicon, GaN, SiC and the like. Any number of separate devices 11 and 12 can be provided as part of the wafer 10, such as identical vertical conduction MOSFETs with a planar or a trench topology.

A mask layer is then deposited along the first side of the wafer and a portion of the mask is removed to leave mask deposits 13 and 14, thus exposing the top of the wafer 10 as an etch window so that a trench 20 may be etched. FIG. 2 shows trench mask portions 13 and 14 between devices 11 and 12. Alternatively, the trench may be cut instead of etched. Cutting could be easily performed since a street could be cut along the entire length of the wafer 10 to the desired depth for the trench 20. The trench 20 is formed as shown in FIG. 2 through the majority of the thickness of the wafer 10 or through almost all the entire depth of the wafer 10.

Passivation coating 25 is then applied along the top surface of the wafer as shown in FIG. 3. The passivation coating 25 may comprise a deposited oxide or polyimide-type materials, including for example polyimide monomer films. Coating 25 partially fills the bottom of the trench 20 and forms passivation plug 25A along the entire length and width of the bottom area of each trench.

The passivation plug 25A on or near the bottom of trench 20 protects the dies and the structures of the die, including the sides of the die of the wafer 10 during the grinding and polishing process. Also, passivation plug 25A may aid in stopping the individual dies from moving by providing an additional securing or reinforcing means. The thickness of the passivation plug 25A can be varied depending on the material used for the passivation layer 25, the thickness of the wafer, the radius of the wafer 10, and other such factors.

An adhesive layer 31 of the type that can be dissolved or whose adhesive effect can be neutralized, for example by radiation or by chemical means, may be used to adhere carrier layer 30 to the top surface of the wafer 10, as shown in FIG. 4. The carrier layer 30 may be a rigid plate that secures together the dies of the wafer 10 while the grinding or polishing step at the other surface of the wafer is performed.

With the wafer 10 physically supported or reinforced by the carrier layer 30, as shown in FIG. 5, the second side or the bottom or rear surface of the wafer 10 is ground back and polished to a plane which is at or above the plane of the bottom of the trench 20. Thus, the bottom of the trench 20 is exposed to the second surface of the wafer 10.

As shown in FIG. 5, with the carrier layer 30 still in place and securing or reinforcing the wafer 10, a back metal 40 or the like may be deposited on the bottom surface of the wafer 10. Passivation plug 25 is still in place and additionally secures the dies together and protects the wafer and the walls of the die during the metalization process.

As shown in FIG. 6, a dicing tape 41 or the like is then attached to the bottom of the back metal 40. Also as shown in FIG. 6, the carrier layer 30 is then removed, for example, by the deactivation of the adhesive layer 31 by radiation or chemical means.

As shown in FIG. 7, the devices 11 and 12 are then singulated or separated by laser cutting through the passivation plug 25A or by flexing the wafer 10 along the street provided by the trench 20, thus leaving the singulated die affixed to the tape 41. The tape 41 is then removed using conventional means.

Although the present invention has been described in relation to particular embodiments thereof, many other variations and modifications and other uses will become apparent to those skilled in the art. It is preferred, therefore, that the present invention be limited not by the specific disclosure herein, but only by the appended claims.

Montgomery, Robert

Patent Priority Assignee Title
10256147, Feb 14 2014 ams AG Dicing method
9412663, Mar 14 2015 International Business Machines Corporation Dies for RFID devices and sensor applications
9418895, Mar 14 2015 International Business Machines Corporation Dies for RFID devices and sensor applications
Patent Priority Assignee Title
4904609, May 06 1988 Fairchild Semiconductor Corporation Method of making symmetrical blocking high voltage breakdown semiconductor device
5185292, Jul 20 1989 Intersil Corporation Process for forming extremely thin edge-connectable integrated circuit structure
5691248, Jul 26 1995 International Business Machines Corporation Methods for precise definition of integrated circuit chip edges
6107164, Aug 18 1998 LAPIS SEMICONDUCTOR CO , LTD Using grooves as alignment marks when dicing an encapsulated semiconductor wafer
6303462, Aug 25 1998 COMMISSARIAT A L ENERGIE ATOMIQUE Process for physical isolation of regions of a substrate board
6306731, Oct 08 1999 OKI SEMICONDUCTOR CO , LTD Semiconductor device and method for fabricating the same
6365918, Oct 13 1998 Infineon Technologies AG Method and device for interconnected radio frequency power SiC field effect transistors
6746938, Jun 27 2001 Hitachi, Ltd. Manufacturing method for semiconductor device using photo sensitive polyimide etching mask to form viaholes
6809421, Dec 02 1996 Kabushiki Kaisha Toshiba Multichip semiconductor device, chip therefor and method of formation thereof
6818475, Oct 22 2001 Taiwan Semiconductor Manufacturing Company, Ltd Wafer level package and the process of the same
6964915, Mar 06 2002 Micron Technology, Inc. Method of fabricating encapsulated semiconductor components by etching
7001825, Feb 22 2001 Invensas Corporation Semiconductor structures having multiple conductive layers in an opening, and methods for fabricating same
7052977, Jul 06 2004 National Semiconductor Corporation Method of dicing a semiconductor wafer that substantially reduces the width of the saw street
7091109, Mar 19 1999 Denso Corporation Semiconductor device and method for producing the same by dicing
7291899, Sep 15 2003 Infineon Technologies AG Power semiconductor component
7435620, Aug 27 2004 U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT Low temperature methods of forming back side redistribution layers in association with through wafer interconnects
7495341, Jul 03 2003 Invensas Corporation Methods and apparatus for packaging integrated circuit devices
20030003724,
20030153125,
20040121514,
20040157410,
20040262732,
20050170613,
20050208735,
20050227415,
20050260829,
20060033198,
20060043535,
20060166498,
20060261446,
20060275949,
20060292877,
20080237888,
20090140392,
JP357078151,
///
Executed onAssignorAssigneeConveyanceFrameReelDoc
Oct 18 2006International Rectifier Corporation(assignment on the face of the patent)
Dec 03 2006MONTGOMERY, ROBERTInternational Rectifier CorporationASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS 0186950562 pdf
Oct 01 2015International Rectifier CorporationInfineon Technologies Americas CorpCHANGE OF NAME SEE DOCUMENT FOR DETAILS 0466120968 pdf
Date Maintenance Fee Events
Oct 12 2015M1551: Payment of Maintenance Fee, 4th Year, Large Entity.
Dec 02 2019REM: Maintenance Fee Reminder Mailed.
May 18 2020EXP: Patent Expired for Failure to Pay Maintenance Fees.


Date Maintenance Schedule
Apr 10 20154 years fee payment window open
Oct 10 20156 months grace period start (w surcharge)
Apr 10 2016patent expiry (for year 4)
Apr 10 20182 years to revive unintentionally abandoned end. (for year 4)
Apr 10 20198 years fee payment window open
Oct 10 20196 months grace period start (w surcharge)
Apr 10 2020patent expiry (for year 8)
Apr 10 20222 years to revive unintentionally abandoned end. (for year 8)
Apr 10 202312 years fee payment window open
Oct 10 20236 months grace period start (w surcharge)
Apr 10 2024patent expiry (for year 12)
Apr 10 20262 years to revive unintentionally abandoned end. (for year 12)