A high voltage device with constant current source and the manufacturing method thereof. The device includes a p type silicon substrate (1), an oxide layer (6), a drain metal (2), a source metal (3), a gate metal (4), a p+substrate contact region (51), a n+drain region (52), an n+source region (53), an N−channel region (54) connecting the said n+drain region (52) and n+source region (53), and an N−drain region (92) enveloping the said n+drain region (52); the drain metal (2) fills drain through hole (82) and connects the n+drain region (52); the source metal (3) fills source through hole (83), and connects the n+source region (53) and p+substrate contact region (51); the source metal (3) and gate metal (4) are electrically connected by connecting metal (34). The manufacturing method includes steps of forming n+drain region, n+source region, N−drain region, p+substrate contact region, N−drain region and metal layer.
|
1. A high voltage device with constant current source, comprising: a p type silicon substrate (1), an oxide layer (6) formed on the front face of the said silicon substrate (1), a drain metal (2), a source metal (3) and a gate metal (4) which are formed on the front face of the said oxide layer (6); wherein it is further composed of a p+substrate contact region (51), an n+drain region (52) and an n+source region (53) which are implanted in the said silicon substrate (1), an N−channel region (54) connected between the said n+drain region (52) and n+source region (53), an N−drain region (92) enveloping the said n+drain region (52); several drain through holes (82) and source through holes (83) are formed on the said oxide layer (6); the said drain metal (2) fills the drain through holes (82) and connects the said n+drain region (52); the said source metal (3) fills the source through holes (83) and connects the said n+source region (53) and p+substrate contact region (51) respectively; the said source metal (3) and gate metal (4) are electrically connected by connecting metal (34), the drain metal (2) and the source metal (3) and the gate metal (4) are in the same plane, the gate metal (4) is disposed covering above a border of the n+drain region (52), the N−drain region (92) and the n+source region (53).
2. The high voltage device with constant current source according to
3. The high voltage device with constant current source according to
4. The high voltage device with constant current source according to
5. The high voltage device with constant current source according to
6. The high voltage device with constant current source according to
7. The high voltage device with constant current source according to
8. The high voltage device with constant current source according to
9. A method of manufacturing the high voltage device with constant current source according to
(a) formation of an oxide layer protection film: conducting thermal oxidation of a p type silicon substrate (1) in an oxidation furnace through wet oxidation to grow a first oxide layer with a thickness of 1000-3000 Å, so as to form the oxide layer protection film;
(b) formation of the n+drain region (52), the n+source region (53) and the N−drain region (92): executing photoetching on a photoetching machine with a first n+photomask; etching the first oxide layer with corrosive liquid HF; implanting the impurity phosphorus on the front face of the silicon substrate (1) in a high temperature diffusion furnace or implanting the impurity phosphorus in the silicon substrate (1) through ion implantation; executing photoetching on the photoetching machine with a second n+photomask; etching the first oxide layer with corrosive liquid HF; implanting arsenic ions in said silicon substrate (1) through ion implantation; driving the impurity phosphorus and arsenic ions under high temperature to form, due to the different diffusion velocity of the impurity phosphorus and arsenic ions, the n+drain region (52) and n+source region (53) formed of the arsenic ions, and the N−drain region (92) is formed of the impurity phosphorus; and forming a second oxide layer;
(c) formation of the p+substrate contact region (51): executing photoetching on the photoetching machine with a p+photomask; etching the first and second oxide layers with corrosive liquid HF; implanting boron ions or boron difluoride impurity in the silicon substrate (1) through ion implantation; then driving in the boron difluoride impurity or boron ions under high temperature to form said p+substrate contact region (51); and forming a third oxide layer;
(d) formation of gate oxide layer: executing photoetching on the photoetching machine with a gate oxide layer photomask; etching the first, second and third oxide layers with corrosive liquid HF; conducting thermal oxidation of said silicon substrate (1) in an oxidation furnace through dry or wet oxidation to grow a fourth oxide layer with a thickness of 500-2000 Å, so as to form the gate oxide layer;
(e) formation of the N−channel region (54): implanting phosphorus ions in the silicon substrate (1) between n+drain region (52) and n+source region (53) through ion implantation; then tempering to form said N−channel region (54);
(f) formation of a metal layer: executing photoetching on the photoetching machine with a contact hole photomask; etching the fourth oxide layer to form said drain through hole (82) and source through hole (83); then depositing the metal layer by sputtering or vapour deposition to fill said drain through hole (82) and source through hole (83); next photoetching on the photoetching machine with a metal layer photomask; etching the metal layer to form said drain metal (2), source metal (3), gate metal (4) and connecting metal (34).
10. The method of manufacturing the high voltage device with constant current source according to
In said step (e), firstly implanting boron ion in the silicon substrate (1) between n+drain region (52) and n+source region (53) through ion implantation;
then implanting the phosphorus in the silicon substrate (1) between n+drain region (52) and n+source region (53) through ion implantation; finally tempering to form said N−channel region (54) and p+channel protective region (94).
11. A method of manufacturing the high voltage device with constant current source according to
(a) formation of an oxide layer protection film: conducting thermal oxidation of a p type silicon substrate (1) in an oxidation furnace through wet oxidation to grow a first oxide layer with a thickness of 1000-3000 Å, so as to form the oxide layer protection film;
(b) formation of the n+drain region (52), the n+source region (53) and the N−drain region (92): executing photoetching on a photoetching machine with a first n+photomask; etching the first oxide layer with corrosive liquid HF; implanting the impurity phosphorus on the front face of the silicon substrate (1) in a high temperature diffusion furnace or implanting the impurity phosphorus in the silicon substrate (1) through ion implantation; executing photoetching on the photoetching machine with a second n+photomask; etching the first oxide layer with corrosive liquid HF; implanting arsenic ions in said silicon substrate (1) through ion implantation; driving the impurity phosphorus and arsenic ions under high temperature to form, due to the different diffusion velocity of the impurity phosphorus and arsenic ions, the n+drain region (52) and n+source region (53) formed of the arsenic ions, and the N−drain region (92) is formed of the impurity phosphorus; and forming a second oxide layer;
(c) formation of the p+substrate contact region (51): executing photoetching on the photoetching machine with a p+photomask; etching the first and second oxide layers with corrosive liquid HF; implanting boron ions or boron difluoride impurity in the silicon substrate (1) through ion implantation; then driving in the boron difluoride impurity or boron ions under high temperature to form said p+substrate contact region (51); and forming a third oxide layer;
(d) formation of gate oxide layer: executing photoetching on the photoetching machine with a gate oxide layer photomask; etching the first, second and third oxide layers with corrosive liquid HF; conducting thermal oxidation of said silicon substrate (1) in an oxidation furnace through dry or wet oxidation to grow a fourth oxide layer with a thickness of 500-2000 Å, so as to form the gate oxide layer;
(e) formation of the N−channel region (54): implanting phosphorus ions in the silicon substrate (1) between n+drain region (52) and n+source region (53) through ion implantation; then tempering to form said N−channel region (54);
(f) formation of a metal layer: executing photoetching on the photoetching machine with a contact hole photomask; etching the fourth oxide layer to form said drain through hole (82) and source through hole (83); then depositing the metal layer by sputtering or vapour deposition to fill said drain through hole (82) and source through hole (83); next photoetching on the photoetching machine with a metal layer photomask; etching the metal layer to form said drain metal (2), source metal (3), gate metal (4) and connecting metal (34).
12. The method of manufacturing the high voltage device with constant current source according to
In said step (e), firstly implanting boron ion in the silicon substrate (1) between n+drain region (52) and n+source region (53) through ion implantation;
then implanting the phosphorus in the silicon substrate (1) between n+drain region (52) and n+source region (53) through ion implantation; finally tempering to form said N−channel region (54) and p+channel protective region (94).
13. The method of manufacturing the high voltage device with constant current source according to
further including step (g): formation of a heat sink plane: firstly reducing the thickness of the silicon substrate (1) by grinding the back; then depositing an aluminum metal layer or several metal layers containing titanium, nickel and silver by sputtering or vapor deposition on the back of the silicon substrate (1), so as to form the heat sink plane (7).
14. The method of manufacturing the high voltage device with constant current source according to
further including step (g): formation of a heat sink plane: firstly reducing the thickness of the silicon substrate (1) by grinding the back; then depositing an aluminum metal layer or several metal layers containing titanium, nickel and silver by sputtering or vapor deposition on the back of the silicon substrate (1), so as to form the heat sink plane (7).
15. The method of manufacturing the high voltage device with constant current source according to
further including step (g): formation of a heat sink plane: firstly reducing the thickness of the silicon substrate (1) by grinding the back; then depositing an aluminum metal layer or several metal layers containing titanium, nickel and silver by sputtering or vapor deposition on the back of the silicon substrate (1), so as to form the heat sink plane (7).
16. The method of manufacturing the high voltage device with constant current source according to
further including step (g): formation of a heat sink plane: firstly reducing the thickness of the silicon substrate (1) by grinding the back; then depositing an aluminum metal layer or several metal layers containing titanium, nickel and silver by sputtering or vapor deposition on the back of the silicon substrate (1), so as to form the heat sink plane (7).
|
1. Field of the Invention
This invention is related to a high voltage device with constant current source and the manufacturing method thereof,
2. Description of Related Art
A metal-oxide-semiconductor field effect transistor (MOSFET) is a form of integrated circuit presently manufactured. Enhancement and depletion mode MOSFET devices are known. The enhancement mode MOSFET device is used in most cases. The depletion mode MOSFET device is basically composed of three parts, namely source (S), gate (G) and drain (D). An N−channel depletion mode MOSFET is adjacent to the gate surface, between the source and drain which are connected by a shallow doped layer with same polar. When the voltage between the gate and the source is positive, the saturated through current rises with the increase of voltage, which is similar to that of the enhancement mode MOSFET. When the gate and the source have same potential and the drain is imposed with positive voltage, the depletion mode MOSFET firstly passes through the linear zone where the current spikes and then arrives at the saturation region with through constant current. At this moment, the drain voltage is known as saturation voltage. The through current of the drain is related to the depth and concentration of the shallow doped layer, that is, the current increases when the depth and concentration increases. When the voltage between the gate and the source is negative, the channel may be intercepted and the through current is zero. Then the gate voltage is defined as cut-in voltage. However, it is impossible for the gate to intercept the channel current if the channel is extremely deep and with high concentration. For the drain and source current is in a state of constant through current when the gate and source voltages are zero, the depletion mode MOSFET is not utilized as conveniently as the enhancement mode MOSFET, that is why it is not manufactured alone by the industry. The depletion mode MOSFET can be used as a constant current source just because it gets through when the gate voltage is zero and the current is almost placed in the saturation region until avalanche breakdown when the drain voltage increases. If the working voltage (i.e. avalanche voltage) range of the depletion mode MOSFET is enhanced to more than 50V, the depletion mode MOSFET can be used widely as the constant current source for the overvoltage protection of DC load connected to AC supply after rectification and filtration. If the avalanche voltage of the drain of the depletion mode MOSFET is within 15V, it can be used as low voltage constant current source of DC supply, such as the constant current source of a Light Emitting Diode (LED) mining lamp.
In practical application, despite low power consumption, most loads require that the supplied current and voltage supply must be stable within a range and can provide protection for part elements of the load. To solve this problem, a constant current or stabilized voltage supply for the load is typically applied. Meanwhile, it is needed to add overcurrent protection for some elements of the load in the circuit under abnormal condition, which results in more components, a complicated circuit and higher percentage of consumed extra power of the supply.
Now, with the wider application of the LED, the LED lamp for lighting indoors and outdoors becomes more popular. The existing LED drive circuit is necessarily provided with a constant current circuit which has many peripheral devices increase cost even if the LED has stable illumination and low luminance fluctuation. Moreover, compared with the power consumed by the LED, the extra power consumed by the peripheral circuit makes up more percentage. Usually, the loss power accounts for 20-30% of the total power, which causes the LED have less than optimal energy saving.
LED circuit efficiency is increased if there is a high voltage device with constant current source which is series-wound with the LED lamp. To overcome the weak point of existing technology, the invention claims a high voltage device with constant current source, which can be directly applied to AC/DC supply and with function of overcurrent and overvoltage protection. When applied to LED circuit, it is able to improve the power consumption of the whole circuit.
The invention also claims a method of manufacturing the high voltage device with constant current source.
The technology adopted for the high voltage device with constant current source is as follows: The high voltage device with constant current source includes a P type silicon substrate, oxide layer formed on the front face of said silicon substrate, a drain metal, a source metal, and a gate metal which are formed on the front face of said oxide layer, a P+substrate contact region, an N+drain region, an N+source region which are implanted in said silicon substrate, an N−channel region connecting said N+drain region and N+source region, and an N−drain region enveloping said N+drain region; several drain through holes and source through holes are formed on the oxide layer; the drain metal fills the drain through holes and connects the N+drain region; the source metal fills the source through holes, and connects the N+source region and P+substrate contact region; the source metal and gate metal are electrically connected by a connecting metal.
The high voltage device with constant current source also includes an N−source region enveloping said N+source region.
The high voltage device with constant current source also includes a P+channel protective region separating said N−channel region from silicon substrate.
There is a heat sink plane made of at least one metal layer(s) on the back of the silicon substrate.
Said drain metal, the source metal and gate metal are made of aluminum, copper or silicon-aluminum alloy.
The technology adopted for manufacturing the high voltage device with constant current source is composed of the steps as follows:
(a) Formation of oxide layer protection film: Conducting thermal oxidation of P type silicon substrate in oxidation furnace through wet oxidation to grow the first oxide layer with a thickness of 1000-3000 Å, so as to form oxide layer protection film;
(b) Formation of N+drain region, N+source region, N−drain region and N−source region: Executing photoetching on the photoetching machine with the third N+photomask; etching the first oxide layer with corrosive liquid with HF; implanting arsenic ion in the silicon substrate through ion implantation; doping impurity phosphorus on the front face of the silicon substrate in high temperature diffusion furnace or implanting the impurity phosphorus in the silicon substrate through ion implantation; driving the phosphorus and arsenic ion under high temperature to form, with different diffusion velocity of the phosphorus and arsenic ion, N+drain region and N+source region that are mainly formed by the arsenic ion, N−drain region and N−source region that are mainly formed by the phosphorus; meanwhile forming a second oxide layer;
Or alternatively directly forming N+drain region, N+source region and N−drain region when there is no N−source region: Executing photoetching on the photoetching machine with the first N+photomask; etching the first oxide layer with corrosive liquid with HF; doping impurity phosphorus on the front face of the silicon substrate in high temperature diffusion furnace or implanting the impurity phosphorus in the silicon substrate through ion implantation; executing photoetching on the photoetching machine with the second N+photomask; then etching the first oxide layer with corrosive liquid with HF; implanting arsenic ion in the silicon substrate through ion implantation; driving the phosphorus and arsenic ion under high temperature to form, with different diffusion velocity of the phosphorus and arsenic ion, N+drain region and N+source region that are mainly formed by the arsenic ion, and N−drain region that is mainly formed by the phosphorus; meanwhile forming a second oxide layer;
(c) Formation of P+substrate contact region: Executing photoetching on the photoetching machine with the P+photomask; etching the first and second oxide layers with corrosive liquid with HF; implanting boron ion or P type boron difluoride impurity in the silicon substrate through ion implantation; then driving under high temperature to form said P+substrate contact region; meanwhile forming a third oxide layer;
(d) Formation of gate oxide layer: Executing photoetching on the photoetching machine with the gate oxide layer photomask; etching the first, second and third oxide layers with corrosive liquid with HF; conducting thermal oxidation of said silicon substrate in oxidation furnace through dry or wet oxidation to grow the fourth oxide layer with a thickness of 500-2000 Å, so as to form gate oxide layer;
(e) Formation of N−channel region: Implanting the phosphorus in the silicon substrate between N+drain region and N+source region through ion implantation; driving the phosphorus and arsenic ion under high temperature to form; then tempering to form said N−channel region;
Or firstly implanting boron ion in the silicon substrate between N+drain region and N+source region through ion implantation when there is P+channel protective region; then implanting the phosphorus in the silicon substrate between N+drain region and N+source region through ion implantation; finally tempering to form said N−channel region and P+channel protective region;
(f) Formation of metal layer: Executing photoetching on the photoetching machine with contact hole photomask; etching the fourth oxide layer to form said drain and source through holes; then depositing metal layer by sputtering or vapour deposition; next executing photoetching on the photoetching machine with metal layer photomask; etching the metal layer to form said drain metal, source metal, gate metal and connecting metal;
(g) Formation of heat sink plane: Reducing the back of the silicon substrate by grinding; then depositing an aluminium metal layer or several metal layers containing titanium, nickel and silver by sputtering or vapour deposition on the back of the silicon substrate, so as to form the heat sink plane.
The advantages of the invention are as follows: The high voltage device with constant current source includes a P type silicon substrate, an oxide layer formed on the front face of said silicon substrate, a drain metal, a source metal, a gate metal which are formed on the front face of said oxide layer, a P+substrate contact region, an N+drain region and an N+source region in said silicon substrate, an N−channel region connecting said N+drain region and N+source region, and an N−drain region enveloping said N+drain region; several drain through holes and source through holes are formed on the oxide layer; the drain metal fills the drain through holes and connects the N+drain region; the source metal fills the source through holes, and connects the N+source region and P+substrate contact region; the source metal and gate metal are electrically connected by a connecting metal. Therefore, the high voltage device with constant current source forms a depletion mode MOSFET which is still kept in a state of getting through when the gate is without voltage to function as an independent high voltage device with constant current source. It is convenient instead of the current peripheral constant voltage and current circuit to reduce the elements and simplify the circuit. Especially, the N−drain region enhances the electrical isolation between the N+drain region and the silicon substrate to further the high voltage resistance of the device. In series connection with load (i.e. LED assembly) with over voltage and overcurrent protection, the high voltage device with constant current source can be directly applied to AC/DC supply. For example, when applied to LED circuit, it is able to save the power consumption of the whole circuit.
The high voltage device with constant current source also consists of an N−source region enveloping the N+source region, which further enhances the electrical isolation between the N+drain region and the silicon substrate and can form the N+source region, N+drain region, N−source region and N−drain region at the same time to reduce the process. Thus, the high voltage device with constant current source has better performance and simpler manufacturing process.
The high voltage device with constant current source further consists of P+channel protective region separating the N−channel region and the silicon substrate to prevent creepage between the N−channel region and the silicon substrate, which further improves the stability of the device. Thus, the high voltage device with constant current source still has better performance.
Similarly, the high voltage device with constant current source manufactured by the method has advantages above mentioned. In addition, this method makes process simple and guarantees high quality product.
As shown in
The high voltage device with constant current source forms a depletion mode MOSFET which is still kept in a state of getting through when the gate is without voltage to function as an independent high voltage device with constant current source. It is convenient instead of the prior peripheral constant voltage and current circuit. Especially, the N−drain region 92 enhances the electrical isolation between the N+drain region 52 and the silicon substrate 1 to further the high voltage resistance of the device. In comparison with the device without said N−drain region 92 and N−source region 93, the high voltage resistance of the high voltage device with constant current source is raised from 20V to 40V in the range of the constant flow of the current; when it is beyond 40V, due to the temperature characteristic of MOS transistor that the current will decrease under high temperature, it can still be increased to more than 50V although the slope of the voltage curve changes greatly. As a result, this device can be applied to circuit and absolutely to an LED series circuit in which the drain avalanche voltage is improved to more than 60V.
It is understood that the silicon substrate 1 may be N type, but the polar is different. For instance, P+substrate contact region 51 is changed into N+substrate contact region, N+drain 52 into P+drain, N+source 53 into P+source, N−channel region 54 into P−channel region, N−drain 92 into P−drain, N−source 93 into P−source, and P+channel protective region 94 into N+channel protective region. In such case, it has the same characteristics of the invention.
A shown in
(a) Formation of oxide layer protection film: Conducting thermal oxidation of P type silicon substrate 1 in oxidation furnace under 900-1100° C. through wet oxidation to grow the first oxide layer with a thickness of 2000 Å (controlled within a range of 1000-3000 Å), so as to form oxide layer protection film; finally, the section is illustrated in
(b) Formation of N+drain region, N+source region, N−drain region and N−source region: Executing photoetching on the photoetching machine with the third N+photomask; etching the first oxide layer with corrosive liquid with HF; implanting 1×1015-1×1016/cm2 N type impurity arsenic ion in the silicon substrate 1 through ion implanter with an energy of 40-100 keV; implanting 1×1013˜5×1015/cm2 N type impurity phosphorus in the silicon substrate 1 through ion implantation with an energy of 40-160 keV; shown in
(c) Formation of P+substrate contact region: Executing photoetching on the photoetching machine with the P+photomask; etching the first and second oxide layers with corrosive liquid with HF; implanting 1×1014˜5×1015/cm2 boron ion or boron difluoride in the silicon substrate 1 through ion implantation with an energy of 40-160 keV; then driving under a high temperature of 1000˜1200° C. to form said P+substrate contact region 51; meanwhile forming the third oxide layer with a thickness of 1000˜5000 Å; finally, the section is illustrated in
(d) Formation of gate oxide layer: Executing photoetching on the photoetching machine with the gate oxide layer photomask; etching the first, second and third oxide layers with corrosive liquid with HF as shown in
(e) Formation of N−channel region: Implanting 1×1011˜1×1012/cm2 boron ion in the silicon substrate 1 between N+drain region 52 and N+source region 53 through ion implantation with an energy of 60-200 keV; then implanting 1×1011˜1×1013/cm2 phosphorus in the silicon substrate 1 between N+drain region 52 and N+source region 53 through ion implantation with an energy of 40-200 keV; next, tempering to form said N−channel region 54 and P+channel protective region 94; implanting the boron ion is to enhance the concentration of the substrate under the channel to prevent creepage between the drain and source where only surface channel can be gotten through, so the boron ion is usually with more quantity than the phosphorus to ensure the boron ion is deposited beneath the phosphorus after driving; finally, the section is illustrated in
(f) Formation of metal layer: Executing photoetching on the photoetching machine with contact hole photomask; etching the fourth oxide layer to form said drain through hole 82 and source through hole 83 as shown in
(g) Formation of heat sink plane: Reducing the silicon substrate 1 by grinding the back thereof from 400˜650 to 200˜250 microns to improve the capability of heat dissipation; then depositing an aluminium metal layer or several metal layers containing titanium, nickel and silver by sputtering or vapour deposition on the back of the silicon substrate 1, so as to form the heat sink plane 7; finally, the section is illustrated in
An application circuit of the high voltage device with constant current source is shown in
An alternative application circuit of the high voltage device with constant current source is shown in
As shown in
As shown in
Embodiment 2 is same as Embodiment 1 for other characteristics.
The invention can be applied to electronic field extensively.
Patent | Priority | Assignee | Title |
10164014, | Jul 30 2015 | International Business Machines Corporation | MOSFET with ultra low drain leakage |
11133385, | Apr 15 2019 | Fuji Electric Co., Ltd. | Semiconductor device |
11201212, | Jul 30 2015 | International Business Machines Corporation | MOSFET with ultra low drain leakage |
9536945, | Jul 30 2015 | International Business Machines Corporation | MOSFET with ultra low drain leakage |
9887265, | Jul 30 2015 | International Business Machines Corporation | MOSFET with ultra low drain leakage |
Patent | Priority | Assignee | Title |
5428241, | Jul 16 1993 | Mitsubishi Denki Kabushiki Kaisha | High breakdown voltage type semiconductor device |
7238991, | Mar 11 2003 | LAPIS SEMICONDUCTOR CO , LTD | Semiconductor device with improved protection from electrostatic discharge |
RE28704, | Mar 11 1968 | U.S. Philips Corporation | Semiconductor devices |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Jun 24 2009 | Nanker (Guan Zhou) Semiconductor Manufacturing Corp. | (assignment on the face of the patent) | / | |||
Jun 24 2009 | WU, WEI-KUO | NANKER GUANG ZHOU SEMICONDUCTOR MANUFACTURING CORP | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 023001 | /0363 |
Date | Maintenance Fee Events |
Oct 29 2015 | M1551: Payment of Maintenance Fee, 4th Year, Large Entity. |
Oct 30 2019 | M1552: Payment of Maintenance Fee, 8th Year, Large Entity. |
Dec 18 2023 | REM: Maintenance Fee Reminder Mailed. |
Jun 03 2024 | EXP: Patent Expired for Failure to Pay Maintenance Fees. |
Date | Maintenance Schedule |
May 01 2015 | 4 years fee payment window open |
Nov 01 2015 | 6 months grace period start (w surcharge) |
May 01 2016 | patent expiry (for year 4) |
May 01 2018 | 2 years to revive unintentionally abandoned end. (for year 4) |
May 01 2019 | 8 years fee payment window open |
Nov 01 2019 | 6 months grace period start (w surcharge) |
May 01 2020 | patent expiry (for year 8) |
May 01 2022 | 2 years to revive unintentionally abandoned end. (for year 8) |
May 01 2023 | 12 years fee payment window open |
Nov 01 2023 | 6 months grace period start (w surcharge) |
May 01 2024 | patent expiry (for year 12) |
May 01 2026 | 2 years to revive unintentionally abandoned end. (for year 12) |