Techniques for sensing a semiconductor memory device

Abstract

Techniques for sensing a semiconductor memory device are disclosed. In one particular exemplary embodiment, the techniques may be realized as an apparatus including a memory cell array comprising a plurality of memory cells. The apparatus may also include a first data sense amplifier circuitry including an amplifier transistor having a first region coupled to at least one of the plurality of memory cells via a bit line. The apparatus may further include a data sense amplifier latch circuitry including a first input node coupled to the data sense amplifier circuitry via a second region of the amplifier transistor.

Description

CROSS-REFERENCE TO RELATED APPLICATIONS

This patent application claims priority to U.S. Provisional Patent Application No. 61/239,999, filed Sep. 4, 2009, which is hereby incorporated by reference herein in its entirety.

FIELD OF THE DISCLOSURE

The present disclosure relates generally to semiconductor memory devices and, more particularly, to techniques for sensing a semiconductor memory device.

BACKGROUND OF THE DISCLOSURE

The semiconductor industry has experienced technological advances that have permitted increases in density and/or complexity of semiconductor memory devices. Also, the technological advances have allowed decreases in power consumption and package sizes of various types of semiconductor memory devices. There is a continuing trend to employ and/or fabricate advanced semiconductor memory devices using techniques, materials, and devices that improve performance, reduce leakage current, and enhance overall scaling. Silicon-on-insulator (SOI) and bulk substrates are examples of materials that may be used to fabricate such semiconductor memory devices. Such semiconductor memory devices may include, for example, partially depleted (PD) devices, fully depleted (FD) devices, multiple gate devices (for example, double, triple, or surrounding gate), and Fin-FET devices.

A semiconductor memory device may include a memory cell having a memory transistor with an electrically floating body region wherein electrical charges may be stored. When excess majority electrical charge carriers are stored in the electrically floating body region, the memory cell may store a logic high (e.g., binary “1” data state). When the electrical floating body region is depleted of majority electrical charge carriers, the memory cell may store a logic low (e.g., binary “0” data state). Also, a semiconductor memory device may be fabricated on silicon-on-insulator (SOI) substrates or bulk substrates (e.g., enabling body isolation). For example, a semiconductor memory device may be fabricated as a three-dimensional (3-D) device (e.g., multiple gate devices, Fin-FETs, recessed gates and pillars) on a silicon-on-insulator (SOI) or bulk substrates.

Various techniques may be employed to read data from and/or write data to a semiconductor memory device having an electrically floating body. In one conventional technique, the memory cell of the semiconductor memory device may be read by applying bias signals to a source/drain region(s) and/or a gate of the memory transistor. As such, a conventional reading technique may involve sensing an amount of current provided/generated by/in the electrically floating body region of the memory cell in response to the application of the source/drain region and/or gate bias signals to determine a data state stored in the memory cell. For example, the memory cell may have two or more different current states corresponding to two or more different logical states (e.g., two different current conditions/states corresponding to two different logic states: a binary “0” data state and a binary “1” data state).

In another conventional technique, the memory cell of the semiconductor memory device may be written to by applying bias signals to the source/drain region(s) and/or the gate of the memory transistor. As such, a conventional writing technique may result in an increase/decrease of majority charge carriers in the electrically floating body region of the memory cell which, in turn, may determine the data state of the memory cell. An increase of majority charge carriers in the electrically floating body region may result from impact ionization, band-to-band tunneling (gate-induced drain leakage “GIDL”), or direct injection. A decrease of majority charge carriers in the electrically floating body region may result from charge carriers being removed via drain region charge carrier removal, source region charge carrier removal, or drain and source region charge carrier removal, for example, using back gate pulsing.

Often, conventional reading and/or writing operations may lead to relatively large power consumption and large voltage potential swings which may cause disturbance to unselected memory cells in the semiconductor memory device. Also, pulsing between positive and negative gate biases during read and write operations may reduce a net quantity of majority charge carriers in the electrically floating body region of the memory cell in the semiconductor memory device, which, in turn, may result in an inaccurate determination of the state of the memory cell. Furthermore, in the event that a bias is applied to the gate of the memory transistor that is below a threshold voltage potential of the memory transistor, a channel of minority charge carriers beneath the gate may be eliminated. However, some of the minority charge carriers may remain “trapped” in interface defects. Some of the trapped minority charge carriers may recombine with majority charge carriers, which may be attracted to the gate as a result of the applied bias. As a result, the net quantity of majority charge carriers in the electrically floating body region may be reduced. This phenomenon, which is typically characterized as charge pumping, is problematic because the net quantity of majority charge carriers may be reduced in the electrically floating body region of the memory cell, which, in turn, may result in an inaccurate determination of the state of the memory cell.

In view of the foregoing, it may be understood that there may be significant problems and shortcomings associated with conventional techniques for sensing semiconductor memory devices.

SUMMARY OF THE DISCLOSURE

Techniques for sensing a semiconductor memory device are disclosed. In one particular exemplary embodiment, the techniques may be realized as an apparatus comprising a memory cell array comprising a plurality of memory cells. The apparatus may also comprise a first data sense amplifier circuitry including an amplifier transistor having a first region coupled to at least one of the plurality of memory cells via a bit line. The apparatus may further comprise a data sense amplifier latch circuitry including a first input node coupled to the data sense amplifier circuitry via a second region of the amplifier transistor.

In accordance with other aspects of the particular exemplary embodiment, the apparatus may further comprise a first power source coupled to the first region of the amplifier transistor.

In accordance with further aspects of this particular exemplary embodiment, the apparatus may further comprise a second power source coupled to the second region of the amplifier transistor.

In accordance with additional aspects of this particular exemplary embodiment, the apparatus may further comprise a switch transistor coupled to the first region of amplifier transistor and the second region of the amplifier transistor.

In accordance with yet another aspect of this particular exemplary embodiment, the switch transistor may comprise a first region coupled to a first power source and a second region coupled to a second power source.

In accordance with other aspects of the particular exemplary embodiment, the data sense amplifier latch circuitry may comprise a second input node coupled to second data sense amplifier circuitry.

In accordance with further aspects of this particular exemplary embodiment, the data sense amplifier latch circuitry may further comprise a plurality of transistors arranged in a cross-coupled configuration that may be configured to amplify a voltage or current difference between the first input node and the second input node.

In accordance with additional aspects of this particular exemplary embodiment, the second data sense amplifier circuitry may provide a reference voltage potential to the second input node of the data sense amplifier latch circuitry.

In accordance with yet another aspect of this particular exemplary embodiment, the data sense amplifier latch circuitry may comprise a first latch access transistor at the first input node and a second latch access transistor at the second input node.

In accordance with other aspects of the particular exemplary embodiment, the data sense amplifier latch circuitry may comprise an equalization transistor arranged in series with the first latch access transistor and the second latch access transistor.

In accordance with further aspects of this particular exemplary embodiment, the apparatus may further comprise pre-charge circuitry coupled to the bit line.

In accordance with additional aspects of this particular exemplary embodiment, the pre-charge circuitry may comprises a first pre-charge transistor coupled to a control line.

In accordance with yet another aspect of this particular exemplary embodiment, the pre-charge circuitry may further comprise a second pre-charge transistor having a first region coupled to the bit line.

In accordance with other aspects of the particular exemplary embodiment, the second pre-charge transistor may comprise a second region coupled to the first pre-charge transistor.

In accordance with further aspects of this particular exemplary embodiment, the second pre-charge transistor may further comprise a third region coupled to the second region of the amplifier transistor.

In accordance with additional aspects of this particular exemplary embodiment, the apparatus may further comprise an input/output circuitry coupled to the data sense amplifier latch circuitry.

In accordance with yet another aspect of this particular exemplary embodiment, the input/output circuitry may comprise a first input/output transistor coupled to the first input node of the data sense amplifier latch circuitry.

In accordance with other aspects of the particular exemplary embodiment, the input/output circuitry may further comprise a second input/output transistor coupled to a second input node of the data sense amplifier latch circuitry.

In accordance with further aspects of this particular exemplary embodiment, the data sense amplifier latch circuitry may comprise a second input node coupled to the bit line.

In accordance with additional aspects of this particular exemplary embodiment, a voltage potential at the first input node of the data sense amplifier latch circuitry may be inversely related to a voltage potential at the second input node of the data sense amplifier latch circuitry.

The present disclosure will now be described in more detail with reference to exemplary embodiments thereof as shown in the accompanying drawings. While the present disclosure is described below with reference to exemplary embodiments, it should be understood that the present disclosure is not limited thereto. Those of ordinary skill in the art having access to the teachings herein will recognize additional implementations, modifications, and embodiments, as well as other fields of use, which are within the scope of the present disclosure as described herein, and with respect to which the present disclosure may be of significant utility.

BRIEF DESCRIPTION OF THE DRAWINGS

In order to facilitate a fuller understanding of the present disclosure, reference is now made to the accompanying drawings, in which like elements are referenced with like numerals. These drawings should not be construed as limiting the present disclosure, but are intended to be exemplary only.

FIG. 1 shows a schematic block diagram of a semiconductor memory device including a memory cell array, data write and sense circuitry, and memory cell selection and control circuitry in accordance with an embodiment of the present disclosure.

FIG. 2 shows a schematic block diagram of a portion of a semiconductor memory device in accordance with an embodiment of the present disclosure.

FIG. 3 shows a schematic diagram of data sense amplifier circuitry in accordance with an embodiment of the present disclosure.

FIG. 4 shows a schematic diagram of a plurality of data sense amplifier circuits in accordance with an embodiment of the present disclosure.

FIG. 5 shows control signal voltage waveforms for performing a sensing operation on one or more active memory cells in accordance with an embodiment of the present disclosure.

FIG. 6 shows a schematic diagram of data sense amplifier circuitry in accordance with another embodiment of the present disclosure.

FIG. 7 shows a schematic diagram of data sense amplifier latch circuitry in accordance with an embodiment of the present disclosure.

FIG. 8 shows control signal voltage waveforms for performing a sensing operation on one or more active memory cells in accordance with another embodiment of the present disclosure.

FIG. 9 shows a schematic diagram of data sense amplifier circuitry in accordance with another embodiment of the present disclosure.

FIG. 10 shows a schematic block diagram of a portion of a semiconductor memory device in accordance with an embodiment of the present disclosure.

FIG. 11 shows control signal voltage waveforms for performing a read operation on a memory cell in accordance with an embodiment of the present disclosure.

DETAILED DESCRIPTION OF EXEMPLARY EMBODIMENTS

Referring to FIG. 1, there is shown a schematic block diagram of a semiconductor memory device 10 comprising a memory cell array 20, data write and sense circuitry 36, and memory cell selection and control circuitry 38 in accordance with an embodiment of the present disclosure. The memory cell array 20 may comprise a plurality of memory cells 12 each coupled to the memory cell selection and control circuitry 38 via a word line (WL) 28, and/or a carrier injection line (EP) 34, and the data write and sense circuitry 36 via a source line (CN) 30 and/or a bit line (EN) 32. It may be appreciated that the source line (CN) 30 and the bit line (EN) 32 are designations used to distinguish between two signal lines and they may be used interchangeably.

The data write and sense circuitry 36 may read data from and may write data to selected memory cells 12. In an exemplary embodiment, the data write and sense circuitry 36 may include a plurality of data sense amplifiers. Each data sense amplifier may receive at least one bit line (EN) 32 and a current or voltage reference signal. For example, each data sense amplifier may be a cross-coupled type sense amplifier to sense a data state stored in a memory cell 12. Also, each data sense amplifier may employ voltage and/or current sensing circuitry and/or techniques. In an exemplary embodiment, each data sense amplifier may employ current sensing circuitry and/or techniques. For example, a current sense amplifier may compare current from a selected memory cell 12 to a reference current (e.g., the current of one or more reference cells). From that comparison, it may be determined whether the selected memory cell 12 contains a logic high (e.g., binary “1” data state) or a logic low (e.g., binary “0” data state). It may be appreciated by one having ordinary skill in the art that various types or forms of data write and sense circuitry 36 (including one or more sense amplifiers, using voltage or current sensing techniques, using or not reference cells, to sense a data state stored in a memory cell 12) may be employed to read data stored in memory cells 12 and/or write data to memory cells 12. The data write and sense circuitry 36 will be discussed further in detail below.

The memory cell selection and control circuitry 38 may select and/or enable one or more predetermined memory cells 12 to facilitate reading data therefrom and/or writing data thereto by applying control signals on one or more word lines (WL) 28, and/or carrier injection lines (EP) 34. The memory cell selection and control circuitry 38 may generate such control signals from address signals, for example, row address signals. Moreover, the memory cell selection and control circuitry 38 may include a word line decoder and/or driver. For example, the memory cell selection and control circuitry 36 may include one or more different control/selection techniques (and circuitry therefore) to select and/or enable one or more predetermined memory cells 12. Notably, all such control/selection techniques, and circuitry therefore, whether now known or later developed, are intended to fall within the scope of the present disclosure.

In an exemplary embodiment, the semiconductor memory device 10 may implement a two step write operation whereby all the memory cells 12 in a row of memory cells 12 may be first written to a first predetermined data state. For example, the memory cells 12 in an active row of the memory cell array 20 may be first written to a logic high (e.g., binary “1” data state) by executing a logic high (e.g., binary “1” data state) write operation. Thereafter, selected memory cells 12 in the active row of the memory cell array 20 may be selectively written to a second predetermined data state. For example, selected memory cells 12 in the active row of the memory cell array 20 may be selectively written to a logic low (e.g., binary “0” data state) by executing a logic low (e.g., binary “0” data state) write operation. The semiconductor memory device 10 may also implement a one step write operation whereby selected memory cells 12 in an active row of memory cells 12 may be selectively written to either a logic high (e.g., binary “1” data state) or a logic low (e.g., binary “0” data state) without first implementing a “clear” operation. The semiconductor memory device 10 may employ any of the exemplary writing, refreshing, holding, and/or reading techniques described herein.

The memory cells 12 may comprise N-type, P-type and/or both types of transistors. Circuitry that is peripheral to the memory array 20 (for example, sense amplifiers or comparators, row and column address decoders, as well as line drivers (not illustrated herein)) may also include P-type and/or N-type transistors. Regardless of whether P-type or N-type transistors are employed in memory cells 12 in the memory array 20, suitable voltage potentials (for example, positive or negative voltage potentials) for reading from and/or writing to the memory cells 12 may be applied.

Referring to FIG. 2, there is shown a schematic block diagram of a portion of a semiconductor memory device 20 in accordance with an embodiment of the present disclosure. As discussed above, the semiconductor memory device 20 may include the memory cell selection and control circuitry 38 controllable and/or selectively coupled to one or more memory cell arrays 10 via one or more word lines (WL) 28 and/or carrier injection lines (EP) 34. The semiconductor memory device 20 may also include the data write and sense circuitry 36 controllable and/or selectively coupled to one or more memory cell arrays 10 via one or more bit lines (EN) 32 and/or source line (CN) 30 (not shown). In an exemplary embodiment, the data write and sense circuitry 36 may be coupled to a plurality of memory cell arrays 10 via a plurality of corresponding bit lines (EN) 32. The data write and sense circuitry 36 may include one or more data sense amplifier circuits 204 coupled to each memory cell array 10, data sense amplifier latch circuitry 206, one or more pre-charge circuits 208, and/or input/output circuitry 210.

The one or more data sense amplifier circuits 204 may sample, sense, read, and/or determine a data state (e.g., a logic low (binary “0” data state) or a logic high (binary “1” data state)) stored in a memory cell 12. The one or more data sense amplifier circuits 204 may sense raising phase of the current spikes and sinking phase of the current spikes on the bit line (EN) 32 in order to determine a data state stored in the memory cell 12. In an exemplary embodiment, the one or more data sense amplifier circuits 204 may include a PNP bipolar junction transistor to sense sourced current spikes on the bit line (EN) 32 in order to determine a data state stored in the memory cell 12. In another exemplary embodiment, the one or more data sense amplifier circuits 204 may include an NPN bipolar junction transistor to sense sunk current spikes on the bit line (EN) 32 in order to determine a data state stored in the memory cell 12.

For example, during a sample, sense, read, and/or data state determining operation, the data sense amplifier circuitry 204 may be pre-charged via the pre-charge circuitry 208. For example, the pre-charge circuitry 208 may pre-charge the data sense amplifier circuitry 204 to an equalization voltage potential or a reference voltage potential. The data sense amplifier circuitry 204 may compare a current generated by a memory cell 12 with an applied pre-charged reference current. In an exemplary embodiment, the pre-charged reference voltage and/or current applied to the data sense amplifier circuitry 204 may have a magnitude between a magnitude of voltage/current that may represent a logic low (binary “0” data state) and a magnitude of voltage/current that may represent a logic high (binary “1” data state) stored in the memory cell 12. In another exemplary embodiment, the pre-charged reference voltage and/or current applied to the data sense amplifier circuitry 204 may have a magnitude equal to the magnitude of the voltage/current that may represent a logic low (binary “0” data state) or a magnitude of voltage/current that may represent a logic high (binary “1” data state) stored in the memory cell 12.

The one or more data sense amplifier circuits 204 may output the data state of a memory cell 12 to the data sense amplifier latch circuitry 206 and stored. In another exemplary embodiment, the data sense amplifier latch circuitry 206 may be directly coupled to the bit line (EN) 32 associated with a memory cell 12. For example, the data sense amplifier latch circuitry 206 may receive a voltage potential or current on the bit line (EN) 32. The voltage potential or current received from the bit line (EN) 32 may be provided as a reference voltage potential and/or current for the data sense amplifier latch circuitry 206.

The data sense amplifier latch circuitry 206 may perform a write operation to the memory cell 12. For example, during a write operation, a data state may be loaded into the data sense amplifier latch circuitry 206 via the input/output circuitry 210. The data state may be written to the memory cell 12 via the data sense amplifier latch circuitry 206. Also for example, during a write-back operation, a data state stored in the data sense amplifier latch circuitry 206 may be written back to the memory cell 12 via the bit line (EN) 32.

The input/output circuitry 210 may allow external access to the plurality of memory cells 12 in the plurality of memory cell arrays 10 via the data sense amplifier latch circuitry 206. The input/output circuitry 210 may selectively and/or controllably output a data state stored in the memory cells 12 of the memory cell arrays 10. Also, the input/output circuitry 208 may selectively and/or controllably input (e.g., write or write-back) a data state to the memory cells 12 of the memory cell arrays 10. In an exemplary embodiment, the input/output circuitry 210 may include various gates and/or switch circuitry to facilitate and/or implement various operations on the memory cells 12 of the memory cell arrays 10.

The memory cell selection and control circuitry 38 may control one or more selected memory cells 12 of the memory cell arrays 10 coupled to the data write and sense circuitry 36. In an exemplary embodiment, the memory cell selection and control circuitry 38 may include a plurality of word lines (WL) 28, a plurality of carrier injection lines (EP) 34, word line (WL) decoders and/or drivers, and/or carrier injection line (EP) decoders and/or drivers. The memory cell selection and control circuitry 38 may apply one or more control signals via the plurality of word lines (WL) 28 and/or the plurality of carrier injection lines (EP) 34. Also, the memory cell selection and control circuitry 38 may include pass gates and/or row switch circuitry (not shown) to selectively activate the memory cells 12 in order to perform various operations.

Referring to FIG. 3, there is shown a schematic diagram of data sense amplifier circuitry 304 in accordance with an embodiment of the present disclosure. The data sense amplifier circuitry 304 may include one or more power source input circuits (Ib) and (Ic) 306, a switch transistor 308, and/or an amplifier transistor 310.

The one or more power source input circuits (Ib) and (Ic) 306 may be implemented as a voltage potential power source or a current power source. The one or more power source input circuits (Ib) and (Ic) 306 may include one or more transistors biased to supply the power to the data sense amplifier circuitry 304. In an exemplary embodiment, the one or more power source input circuits (Ib) and (Ic) 306 may include one or more metal-oxide semiconductor field-effect (MOSFET) transistors in order to supply power to the data sense amplifier circuitry 304.

The data sense amplifier circuitry 304 may include an input node (BP) coupled to bit line (EN) 32. In an exemplary embodiment, the input node (BP) may be set to and/or maintained at a voltage potential and/or current provided by a memory cell 12. The data sense amplifier circuitry 304 may include an output node (OUT) in order to output a data state detected by the data sense amplifier circuitry 304. The data sense amplifier circuitry 304 may include a switch control line (CTRLSW) coupled to the switch transistor 308 in order to control an operation of the switch transistor 308.

The data sense amplifier circuitry 304 may be pre-charged to a reference voltage and/or current before a sample, sense, read, and/or data state determining operation. Pre-charging the data sense amplifier circuitry 304 may ensure proper biasing for the amplifier transistor 310 of the data sense amplifier circuitry 304 and an active memory cell 12. In an exemplary embodiment, a control signal may be applied to the switch transistor 308 via the switch control line (CTRLSW). The control signal may cause the switch transistor 308 to turn to an “ON” state from an “OFF” state. The switch transistor 308, after being turned to an “ON” state, may couple a voltage potential on the bit line (EN) 32 to the output node (OUT) of the data sense amplifier circuitry 304. Also, switch transistor 308, after being turned to an “ON” state, may charge the bit line (EN) 32 to a predetermined voltage potential and/or current. For example, current (I₁) from the power source (Ib) 306 and current (I_M1) from the switch transistor 308 may charge the bit line (EN) 32 to a predetermined current and/or a predetermined voltage potential.

The data sense amplifier circuitry 304 may be pre-charged after reaching an equalization voltage potential or current. For example, the voltage potential on the bit line (EN) 32 may reach an PN junction threshold voltage potential of the amplifier transistor 310 and may cause the base current (I_B1) and the collector current (I_C1) of the amplifier transistor 310 to increase. The increase of the collector current (I_C1) of the amplifier transistor 310 may cause a decrease of the current (I_M1) from the switch transistor 308 (e.g., current (I_M1)=current (I₂) from power source (Ic) 306−collector current (I_C1) of the amplifier transistor 310). The decrease of the current from the switch transistor 308 may decrease the base current (I_B1) of the amplifier transistor 310 (e.g., the base current (I_B1)=current (I₁) from the power source (Ib) 306+the current (I_M1) from the switch transistor 308). The equalization voltage potential or current may be reached because of the feedback operation of the current (I_M1) from the switch transistor 308, the base current (I_B1) of the amplifier transistor 310, and the collector current (I_C1) of the amplifier transistor 310.

In an exemplary embodiment, the equalization voltage potential and current may be achieved at the end of the feedback operation of the current (I_M1) from the switch transistor 308, the base current (I_B1) of the amplifier transistor 310, and the collector current (I_C1) of the amplifier transistor 310. For example, the equalization voltage potential may be achieved when the voltage potential on the bit line (EN) 32 may equal to the output voltage potential (OUT) of the data sense amplifier circuitry 304 and the voltage potential (V_BE) at the base and emitter junction of the amplifier transistor 310. In an exemplary embodiment, the equalization voltage potential may be approximately 0.7V. Also, the equalization voltage potential and/or current may equal to the reference voltage potential and/or current that the data sense amplifier circuitry 304 may pre-charged to.

After pre-charging the data sense amplifier circuitry 304, the data sense amplifier circuitry 304 may be prepared to perform a sample, sense, read, and/or data state determining operation. The control signal applied to the switch control line (CTRLSW) may be withdrawn and the switch transistor 308 may be turned to an “OFF” state. A control signal may be applied to a memory cell 12 via a corresponding word line (WL) 28 to active the memory cell 12 in order to perform a data state determining operation. The data sense amplifier circuitry 304 may detect a current spike or an absence of a current spike on a bit line (EN) 32 corresponding to the active memory cell 12. For example, the current spike on the bit line (EN) 32 may modulate the base current (I_B1) of the amplifier transistor 310. The modulation of the base current (I_B1) of the amplifier transistor 310 may cause a change in the collector current (I_C1) of the amplifier transistor 310. The change in the collector current (I_C1) of the amplifier transistor 310 may cause a change in the output signal at the output node (OUT) to determine a data state stored in the active memory cell 12.

In an exemplary embodiment, in the event that a logic high (binary “1” data state) is stored in the memory cell 12, the control signal applied to the active memory cell 12 via the corresponding word line (WL) 28 may cause a current spike (I_BC) on the corresponding bit line (EN) 32. The sinking of the current spike (I_BC) on the corresponding bit line (EN) 32 may cause a decrease in the base current (I_B1) of the amplifier transistor 310 (e.g., the base current (I_B1) of the amplifier transistor 310=the current (I₁) from the power source (Ib) 306+the current (I_CAP) from the capacitance on the bit line (EN) 32−the current spike (I_BC) on the bit line (EN) 32). The decrease in the base current (I_B1) of the amplifier transistor 310 may cause a decrease in the collector current (I_C1) of the amplifier transistor 310. The decrease of the collector current (I_C1) of the amplifier transistor 310 may cause an increase in the voltage potential at the output node (OUT) of the data sense amplifier circuitry 304. The increase in the voltage potential at the output node (OUT) of the data sense amplifier circuitry 304 may indicate that a logic high (binary “1” data state) is stored in the active memory cell 12.

In another exemplary embodiment, in the event that a logic low (binary “0” data state) is stored in the memory cell 12, the control signal applied to the active memory cell 12 via the corresponding word line (WL) 28 may not cause a current spike (I_BC) on the corresponding bit line (EN) 32. The absence of a current spike (I_BC) on the corresponding bit line (EN) 32 may cause an increase in the base current (I_B1) of the amplifier transistor 310 (e.g., the base current (I_B1) of the amplifier transistor 310=the current (I₁) from the power source (Ib) 306+the current (I_CAP) from the capacitance of the bit line (EN) 32−the current spike (I_BC) on the bit line (EN) 32). The increase in the base current (I_B1) of the amplifier transistor 310 may cause an increase in the collector current (I_C1) of the amplifier transistor 310. The increase of the collector current (I_C1) of the amplifier transistor 310 may cause a decrease in the voltage potential at the output node (OUT) of the data sense amplifier circuitry 304. The decrease in the voltage potential at the output node (OUT) of the data sense amplifier circuitry 304 may indicate that a logic low (binary “0” data state) is stored in the active memory cell 12.

Referring to FIG. 4, there is shown a schematic diagram of a plurality of data sense amplifier circuits 404 in accordance with an embodiment of the present disclosure. As discussed above, the data sense amplifier circuitry 404a may include one or more power source input circuits (Ib) and (Ic) 406a, a switch transistor 408a, and/or an amplifier transistor 410a. The data sense amplifier circuitry 404a may be coupled to an active memory cell 12a via a corresponding bit line (EN) 32a. The data sense amplifier circuitry 404b may include one or more power source input circuits (Ib) and (Ic) 406b, a switch transistor 408b, and/or an amplifier transistor 410b. The data sense amplifier circuitry 404b may be coupled to an inactive memory cell 12b via a corresponding bit line (EN) 32b. The data sense amplifier circuitry 404a and the data sense amplifier circuitry 404b may be coupled to data sense amplifier latch circuitry 414. In an exemplary embodiment, the data sense amplifier circuitry 404b may provide a matching load to the data sense amplifier circuitry 404a. In another exemplary embodiment, the data sense amplifier 404b may be a duplicate of the data sense amplifier circuitry 404a.

The data sense amplifier latch circuitry 414 may include an input node (OUT) coupled to the data sense amplifier circuitry 404a and an input node (OUT_REF) coupled to the data sense amplifier circuitry 404b. In an exemplary embodiment, the input node (OUT) of the data sense amplifier latch circuitry 414 may be set to and/or maintained at a voltage and/or current provided by the active memory cell 12a, while the input node (OUT_REF) may be set to and/or maintained at a reference voltage and/or current provided by the data sense amplifier circuitry 404b. In another exemplary embodiment, the input node (OUT_REF) may be set to and/or maintained at a voltage and/or current provided by the inactive memory cell 12, while the input node (OUT) may be set to and/or maintained at a reference voltage and/or current provided by the data sense amplifier circuitry 404a. The data sense amplifier latch circuitry 414 may store a data state determined by either the data sense amplifier circuitry 404a or the data sense amplifier circuitry 404b.

The voltage potential and/or current provided by the active memory cell 12a at the input node (OUT) and the reference voltage potential and/or current provided by the data sense amplifier circuitry 404b at the input node (OUT_REF) may produce a voltage potential and/or a current differential between the input node (OUT) and the input node (OUT_REF). In an exemplary embodiment, the data sense amplifier circuitry 404b may output the reference voltage potential and/or current to the data sense amplifier latch circuitry 414 via the input node (OUT_REF). For example, a control signal may be applied to the switch transistor 408b via the switch control line (CTRLSW2). The control signal applied to the switch control line (CTRLSW2) may be a constant voltage potential (V_DD) or a constant current and cause the output of the data sense amplifier circuitry 404b to be constant. The control signal applied via the control line (CTRLSW2) may cause the switch transistor 408b to turn to an “ON” state from an “OFF” state. The switch transistor 408b, after being turned to an “ON” state, may couple a voltage potential on the bit line (EN) 32b to the output node (OUT_REF) of the data sense amplifier circuitry 404b. Also, switch transistor 408b, after being turned to an “ON” state, may charge the bit line (EN) 32 to a predetermined voltage potential and/or current. For example, current (I₁) from the power source (Ib) 406b and current (I_M2) from the switch transistor 408b may charge the bit line (EN) 32 to a predetermined current.

The data sense amplifier circuitry 404b may reach an equalization voltage potential or current. For example, the voltage potential on the bit line (EN) 32b may reach an PN junction threshold voltage potential of the amplifier transistor 410b and may cause the base current (I_B2) and the collector current (I_C2) of the amplifier transistor 410b to increase. The increase of the collector current (I_C2) of the amplifier transistor 410b may cause a decrease of the current (I_M2) from the switch transistor 408b (e.g., current (I₂)=current (I₂) from power source (Ic) 406b−collector current (I_C2) of the amplifier transistor 410b). The decrease of the current from the switch transistor 408b may decrease the base current (I_B2) of the amplifier transistor 410b (e.g., the base current (I_B2)=current (I₁) from the power source (Ib) 406b+the current (I_M2) from the switch transistor 408b). The equalization voltage potential or current may be reached because of the feedback operation of the current (I_M2) from the switch transistor 408b, the base current (I_B2) of the amplifier transistor 410b, and the collector current (I_C2) of the amplifier transistor 410b.

In an exemplary embodiment, the equalization voltage potential and current may be achieved at the end of the feedback operation of the current (I_M2) from the switch transistor 408b, the base current (I_B2) of the amplifier transistor 410b, and the collector current (I_C2) of the amplifier transistor 410b. For example, the equalization voltage potential may be achieved when the voltage potential on the bit line (EN) 32b may equal to the output voltage potential at output node (OUT_REF) of the data sense amplifier circuitry 404b and the voltage potential (V_BE) at the base and emitter junction of the amplifier transistor 410b. In an exemplary embodiment, the equalization voltage potential may be approximately 0.7V. The output of the data sense amplifier circuitry 404b to the input node (OUT_REF) of the data sense amplifier latch circuitry 414 may be constant throughout the sample, sense, read, and/or data state determining operation. The output of the data sense amplifier circuitry 404b may provide a tracking mechanism for the output signals of the data sense amplifier circuitry 404a during a pre-charging phase of the sample, sense, read, and/or data state determining operation. The data sense amplifier circuitry 404a may be pre-charged in a similar manner as the data sense amplifier circuitry 304 described above with respect to FIG. 3.

After pre-charging the data sense amplifier circuitry 404a, the data sense amplifier circuitry 404a may determine a data state stored in the active memory cell 12a. As discussed above with respect to FIG. 3, the data sense amplifier circuitry 404a may cause the output signal at the output node (OUT) to decrease when a logic low (binary “0” data state) is stored in the active memory cell 12a. The data sense amplifier circuitry 404a may cause the output signal at the output node (OUT) to increase when a logic high (binary “1” data state) is stored in the active memory cell 12a. The variation in the output signal at the output node (OUT) may be a transient condition and the data sense amplifier latch circuitry 414 may be used to store a data state stored in the active memory cell 12a.

The data sense amplifier latch circuitry 414 may be enabled by applying a control signal to a control latch line (CTRLLTC). The data sense amplifier latch circuitry 414 may be configured to further amplify the variation of the input signals at the input node (OUT) supplied by the data sense amplifier circuitry 404a. In an exemplary embodiment, the data sense amplifier latch circuitry 414 may include a cross-coupled latch that provides a feedback loop for the input signals at the input node (OUT). The cross coupled latch of the data sense amplifier latch circuitry 414 may amplify the input signals at the input node (OUT) supplied by the data sense amplifier circuitry 404a. The data sense amplifier latch circuitry 414 may determine a data state of the active memory cell 12a based at least in part on the input signals at the input node (OUT) supplied by the data sense amplifier circuitry 404a.

For example, assuming that a logic high (binary “1” data state) is stored in the active memory cell 12a. When the data amplifier latch circuitry 414 senses low, the input node (OUT) may be pre-charged to a voltage potential of approximately 0V and the input node (OUT_REF) may be pre-charged to a voltage potential of approximately 100 mV. The logic high (binary “1” data state) stored in the active memory cell 12a may cause the voltage potential at the input node (OUT) to rise to approximately 200 mV. The data amplifier latch circuitry 414 may read a logic high (binary “1” data state) is stored in the active memory cell 12a.

In another exemplary embodiment, assuming that a logic low (binary “0” data state) is stored in the active memory cell 12a. When the data amplifier latch circuitry 414 senses high, the output node (OUT) may be pre-charged to a voltage potential of approximately V_DD voltage potential and the input node (OUT_REF) may be pre-charged to a voltage potential of approximately half of the V_DD voltage potential. By pre-charging the input node (OUT_REF) to midway of the V_DD voltage potential may enable fast settling for the data sense amplifier latch circuitry 414. The logic low (binary “0” data state) stored in the memory cell 12 may not cause the voltage potential at the input node (OUT) to change and the voltage potential at the input node (OUT) may maintain at approximately V_DD voltage potential. The data amplifier latch circuitry 414 may read a logic low (binary “0” data state) is stored in the active memory cell 12a. Also, the pre-charged voltage potential at the input node (OUT_REF) may change (e.g., rise or fall) to a voltage potential either higher than (e.g., when a logic high (binary “1” data state) is stored in the active memory cell 12a and the data sense amplifier latch circuitry 414 senses low) or below (e.g., when a logic high (binary “1” data state) is stored in the active memory cell 12a and the data sense amplifier latch circuitry 414 senses high) the pre-charged voltage potential at the input node (OUT_REF).

The pre-charged voltage potential at the input node (OUT_REF) may be selected based on when the data amplifier latch circuitry 414 senses high or low. For example, the pre-charged voltage potential at the input node (OUT_REF) may be selected to be lower than the pre-charged voltage potential at the input node (OUT) when the data sense amplifier latch circuitry 414 senses high. Also, the pre-charged voltage potential at the input node (OUT_REF) may be selected to be higher than the pre-charged voltage potential at the input node (OUT) when the data sense amplifier latch circuitry 414 senses low.

Referring to FIG. 5, there are shown control signal voltage waveforms for performing a sensing operation on one or more active memory cells 12a in accordance with an embodiment of the present disclosure. The sensing operation may include one or more phases. For example, the sensing operation may include a pre-charge phase, a sense phase, and/or a latching phase. In an exemplary embodiment, during the pre-charge phase a control signal may be applied to the switch control line (CTRLSW1) coupled to the switch transistor 408a in order to turn the switch transistor 408a to an “ON” state. As discussed above, after the switch transistor 408a is turned to an “ON” state, the data sense amplifier circuitry 404a may reach an equalization voltage potential and/or current. The data sense amplifier circuitry 404a may output the equalization voltage potential and/or current via the output node (OUT) to the data sense amplifier latch circuitry 414. Also, the data sense amplifier circuitry 404b may be biased to reach and maintain an equalization voltage potential and/or current throughout the various phases of the sensing operation. The data sense amplifier circuitry 404b may output the equalization voltage potential and/or current via the output node (OUT_REF) to the data sense amplifier latch circuitry 414.

After pre-charging the data sense amplifier circuitry 404a, the data sense amplifier circuitry 404b, and the data sense amplifier latch circuitry 414, a sense phase of the sensing operation may begin. For example, a control signal may be applied to the active memory cell via the word line (WL) 28a. The control signal applied via the word line (WL) 28a may cause a current spike (I_BC) on the bit line (EN) 32a when a logic high (binary “1” data state) is stored in the active memory cell 12a. The control signal applied via the word line (WL) 28a may not cause a current spike (I_BC) on the bit line (EN) 32a when a logic low (binary “1” data state) is stored in the active memory cell 12a. As explained above, the output signal at the output node (OUT) of the data sense amplifier circuitry 404a may vary depending on the data state stored in the active memory cell 12a. In an exemplary embodiment, the output signal at the output node (OUT) of the data sense amplifier circuitry 404a may increase when a logic high (binary “1” data state) is stored in the active memory cell 12a. In another exemplary embodiment, the output signal at the output node (OUT) of the data sense amplifier circuitry 404a may decrease when a logic low (binary “0” data state) is stored in the active memory cell 12a.

During latching phase of the sensing operation, a control signal may be applied to the data sense amplifier latch circuitry 414 via a control latch line (CTRLLTC). The control signal applied to the data sense amplifier latch circuitry 414 may amplify a variation in the output signal of the data sense amplifier circuitry 404a. In an exemplary embodiment, the data sense amplifier latch circuitry 414 may include a cross-coupled latch that may provide a feedback loop to amplify the variation in the output signal of the data sense amplifier circuitry 404a. The data sense amplifier latch circuitry 414 may determine a data state stored in the active memory cell 12a and store the data state.

Referring to FIG. 6, there is shown a schematic diagram of data sense amplifier circuitry 604 in accordance with another embodiment of the present disclosure. The data sense amplifier circuitry 604 may be implemented with the structure and techniques similar to that of the data sense amplifier circuitry 404 shown in FIG. 4, except that the input node (OUT_REF) of the data sense amplifier latch circuitry 614 may be coupled to the bit line (EN) 32. As illustrated in FIG. 6, the data sense amplifier circuitry 604 may include one or more power source input circuits (Ib) and (Ic) 606, a switch transistor 608, and/or an amplifier transistor 610.

By directly coupling the input node (OUT_REF) of the data sense amplifier latch circuitry 614 to the bit line (EN) 32, additional circuitry (e.g., data sense amplifier circuitry 404b shown in FIG. 4) may be eliminated. The amplifier transistor 610 may ensure that the required phase inversion to drive the input node (OUT) and input node (OUT_REF) of the data sense amplifier latch circuitry 414. For example, an increase in the voltage potential on the bit line (EN) 32 may cause the voltage potential at the input node (OUT_REF) of the data sense amplifier latch circuitry 414 to increase. However, the increase in the voltage potential on the bit line (EN) 32 may cause the voltage potential at the input node (OUT) of the data sense amplifier latch circuitry 414 to decrease (e.g., via the amplifier transistor 410). Thus, an increase of the voltage potential on the bit line (EN) 32 may cause a voltage potential differential between the input node (OUT) and the input node (OUT_REF) of the data sense amplifier latch circuitry 414. The voltage potential differential may be sufficient to enable the data sense amplifier latch circuitry 414 to determine a data state of the memory cell 12.

Referring to FIG. 7, there is shown a schematic diagram of data sense amplifier latch circuitry 714 in accordance with an embodiment of the present disclosure. The data sense amplifier latch circuitry 714 may include a plurality of transistors (716-724) coupled to each other in order to store a data state stored in the memory cell 12. For example, the latch access transistor 716 may be coupled to the output node (OUT) of the data sense amplifier circuitry 404a, shown in FIG. 4. The latch access transistor 720 may be coupled to the output node (OUT_REF) of the data sense amplifier circuitry 404b, shown in FIG. 4. The equalization transistor 718 may ensure that the voltage potential at the output node (OUT) of the data sense amplifier circuitry 404a and the voltage potential at the output node (OUT_REF) of the data sense amplifier circuitry 404b may be the same before the sensing phase of the sensing operation. The latch access transistor 716 and 720 and the equalization transistor 718 may be biased to perform the function of the switch transistor 608, shown in FIG. 6.

The isolation transistors 722 and 724 may be configured to prevent the data sense amplifier latch circuitry 714 sinking currents when the data sense amplifier latch circuitry 714 is in an equalization phase. The data sense amplifier latch circuitry 714 may include a plurality of outputs (e.g., Q and inverse Q). The data state stored in the data sense amplifier latch circuitry 714 may be outputted to a memory input/output content (not shown). The data sense amplifier latch circuitry 714 may receive a data state from the memory input/output content (not shown).

Referring to FIG. 8, there are shown control signal voltage waveforms for performing a sensing operation on one or more active memory cells 12a in accordance with another embodiment of the present disclosure. The sensing operation may include one or more phases. For example, the sensing operation may include a pre-charge phase, a sense phase, and a latching phase. In an exemplary embodiment, during the pre-charge phase a control signal may be applied to the switch control line (CTRLSW) coupled to the switch transistor 608 in order to turn the switch transistor 608 to an “ON” state. After the switch transistor 608 turned to an “ON” state, the data sense amplifier circuitry 604 may reach an equalization voltage potential and/or current, in a similar manner as discussed above with respect to the data sense amplifier circuitry 304, shown in FIG. 3. The data sense amplifier circuitry 604 may output the equalization voltage potential and/or current via the output node (OUT) to the data sense amplifier latch circuitry 614. The input node (OUT_REF) of the data sense amplifier latch circuitry 614 may be coupled to the bit line (EN) 32 in order to receive a reference voltage potential and/or current from the bit line (EN) 32. The voltage potential on the bit line (EN) 32 may remain constant throughout the sensing operation.

After pre-charging the data sense amplifier circuitry 604 and the data sense amplifier latch circuitry 614, a sense phase of the sensing operation may begin. For example, a control signal may be applied to the active memory cell 12 via the corresponding word line (WL) 28. The control signal applied via the corresponding word line (WL) 28 may cause a current spike (I_BC) on the bit line (EN) 32 when a logic high (binary “1” data state) is stored in the active memory cell 12. The control signal applied via the corresponding word line (WL) 28 may not cause a current spike (I_BC) on the bit line (EN) 32 when a logic low (binary “1” data state) is stored in the active memory cell 12. The output signal at the output node (OUT) of the data sense amplifier circuitry 604 may vary depending on the data state stored in the active memory cell 12. In an exemplary embodiment, the output signal at the output node (OUT) of the data sense amplifier circuitry 604 may increase when a logic high (binary “1” data state) is stored in the active memory cell 12. In another exemplary embodiment, the output signal at the output node (OUT) of the data sense amplifier circuitry 604 may decrease when a logic low (binary “0” data state) is stored in the active memory cell 12a.

During latching phase of the sensing operation, a control signal may be applied to the data sense amplifier latch circuitry 614 via a control latch line (CTRLLTC). The control signal applied to the data sense amplifier latch circuitry 614 may amplify a variation in the output signal of the data sense amplifier circuitry 604. In an exemplary embodiment, the data sense amplifier latch circuitry 614 may include a cross-coupled latch that may provide a feedback loop to amplify the variation in the output signal of the data sense amplifier circuitry 604. The data sense amplifier latch circuitry 614 may determine a data state stored in the active memory cell 12 and store the data state.

Referring to FIG. 9, there is shown a schematic diagram of data sense amplifier circuitry 904 in accordance with another embodiment of the present disclosure. The data sense amplifier circuitry 904 may be implemented with the structure and techniques similar to that of the data sense amplifier circuitry 604 shown in FIG. 6, except that a transistor 916 may be coupled to the bit line (EN) 32 via a transistor 918. As illustrated in FIG. 9, the data sense amplifier circuitry 904 may include one or more power source input circuits (Ib) and (Ic) 906, a switch transistor 908, and/or an amplifier transistor 910. The output node (OUT) of the data sense amplifier circuitry 904 may be coupled to a data sense amplifier latch circuitry 914. The input node (OUT_REF) of the data sense amplifier latch circuitry 914 may be directly coupled to the bit line (EN) 32.

The transistor 916 and the transistor 918 may be configured to efficiently pre-charge the bit line (EN) 32 to a predetermined voltage potential and/or current. For example, the transistor 916 may be controlled via a control signal applied to the control line (CTRLBL). The transistor 918 may be controlled via the output signal at the output node (OUT) of the data sense amplifier circuitry 904 to ensure a self shut-off action, as will be discussed further in detail below.

For example, during a pre-charge phase of a sensing operation, a control signal may be applied to the transistor 916 via the control line (CTRLBL). The control signal applied on the control line (CTRLBL) may turn the transistor 916 to an “ON” state. Also during a pre-charge phase of a sensing operation, the amplifier transistor 910 may be in an “OFF” state because the bit line (EN) 32 is grounded. When the amplifier transistor 910 is in an “OFF” state, the voltage potential at the output node (OUT) of the data sense amplifier circuitry 904 may be charged to a voltage potential approximately equal to a constant voltage potential (V_DD). The voltage potential at the output node of the data sense amplifier circuitry 904 may maximizing the conductance of the transistor 918 and may accelerate the pre-charging time of the bit line (EN) 32. As the bit line (EN) 32 becomes pre-charged, the voltage potential at the output node (OUT) of the data sense amplifier circuitry 904 may decrease and cause a decrease of the conductance of the transistor 918. The decrease of the conductance of the transistor 918 may self-limiting the pre-charge of the bit line (EN) 32. The control signal applied to the transistor 916 via the control line (CTRLBL) may be removed to de-activate the pre-charge path of the transistor 916 and the transistor 918.

When a control signal is applied to the switch transistor 908 via the switch control line (CTRLSW) during the pre-charge phase, the voltage potential on the bit line (EN) 32 may increase. The increase of the voltage potential on the bit line (EN) 32 may cause the amplifier transistor 910 to turn to an “ON” state from an “OFF” state. When the amplifier transistor 910 is turned to an “ON” state, the collector current (I_C1) of the amplifier transistor 910 may increase. The increase in the collector current (I_C1) of the amplifier transistor 910 may decrease the voltage potential at the output node (OUT) of the data sense amplifier circuitry 904. The decrease of the voltage potential at the output node (OUT) of the data sense amplifier circuitry 904 may decrease the conductance (e.g., an amount of current flowing through) of the transistor 918. The decrease of the conductance (e.g., an amount of current flowing through) of the transistor 918 may prevent over-charging the bit line (EN) (e.g., too much current on the bit line (EN) 32) and thus avoid voltage fluctuation in the data sense amplifier circuitry 904 during the pre-charge phase of a sensing operation.

Referring to FIG. 10, there is shown a schematic block diagram of a portion of a semiconductor memory device 1000 in accordance with an embodiment of the present disclosure. The semiconductor memory device 1000 may include one or more memory cell arrays 10 coupled to data sense amplifier circuitry 1004, data sense amplifier latch circuitry 1006, pre-charge circuitry 1008, and/or input/output circuitry 1010.

The data sense amplifier circuitry 1004 may include one or more power sources 1012 and/or an amplifier transistor 1014. The one or more power sources 1012 may include one or more transistors (1016-1020) to supply voltage potential and/or current to the data sense amplifier circuitry 1004.

The data sense amplifier latch circuitry 1006 may include a plurality of transistors (1022-1038) coupled to each other in order to store a data state read from the memory cell 12. For example, the latch access transistor 1022 may be coupled to the output node (OUT) of the data sense amplifier circuitry 1004. The latch access transistor 1024 at the input node (OUT_REF) of the data sense amplifier latch circuitry 1006 may be coupled to the bit line (EN) 32. The equalization transistor 1026 may ensure that the voltage potential at the input node (OUT) of the data sense amplifier latch circuitry 1006 and the voltage potential at the input node (OUT_REF) of the data sense amplifier latch circuitry 1006 may be the same before the sensing phase of the sensing operation. The plurality of transistors (1032-1038) may be arranged in a cross-coupled configuration that may amplify the voltage potential difference and/or current difference between the input node (OUT) and the input node (OUT_REF) of the data sense amplifier latch circuitry 1006.

The pre-charge circuitry 1008 may include a transistor 1040 and a transistor 1042 configured to efficiently pre-charge the data sense amplifier circuitry 1004. For example, the transistor 1040 may be controlled via a control signal applied on the control line (CTRLBL). The transistor 918 may be controlled via the output signal at the output node (OUT) of the data sense amplifier circuitry 1004 to ensure a self shut-off action.

The input/output circuitry 1010 may include a transistor 1044 and a transistor 1046 may couple the data state stored in the data sense amplifier latch circuitry 1006. The transistor 1044 and the transistor 1046 may provide data state to the data sense amplifier latch circuitry 1006 to write to the memory cell 12.

The semiconductor memory device 1000 may perform various operations. For example, the semiconductor memory device 1000 may perform a holding operation, a read operation, a write operation, and/or a write-back operation. During a holding operation, a control signal may be applied to the transistor 1018 of the power source 1012 via the control line (PAENB) to turn the transistor 1018 to an “ON” state. A control signal may be applied to the transistor 1028 of the data sense amplifier latch circuitry 1006 via the control line (LATCHENB) to turn the transistor 1028 to an “ON” state. A control signal may be applied to the latch access transistor 1022 via the control line (LATCHDIN) to turn the latch access transistor 1022 to an “OFF” state. A control signal may be applied to the latch access transistor 1024 via the control line (LATCHDINREF) to turn the latch access transistor 1024 to an “OFF” state. A control signal may be applied to the transistor 1030 via the control line (LATCHEN) to turn the transistor 1030 to an “OFF” state. A control signal may be applied to the transistor 1040 via the control line (CTRLBL) to turn the transistor 1040 to an “OFF” state.

The semiconductor memory device 1000 may perform a sensing operation. The sensing operation may include various phases. The various phases of the sensing operation may include a pre-charge phase, an equalization phase, a sense phase, and a latching phase. During the pre-charging phase of a sensing operation, a control signal may be applied to the latch access transistor 1024 via the control line (LATCHDINREF) to turn the latch access transistor 1024 to an “ON” state. Also, a control signal may be applied to the equalization transistor 1026 via the control line (LATCHEQ) to turn the equalization transistor 1026 to an “ON” state. By turning the latch access transistor 1024 and the equalization transistor 1026 to an “ON” state, the input node (OUT_REF) of the data sense amplifier latch circuitry 1006 may be directly coupled to voltage potential on the bit line (EN) 32. Also, by turning the latch access transistor 1022, the latch access transistor 1024, and the equalization transistor 1026 to an “ON” state, the latch access transistor 1022, the latch access transistor 1024, and the equalization transistor 102 may perform the same electrical function as the switch transistor 904, shown in FIG. 9.

During the pre-charge phase of the sensing operation, a control signal is applied to the transistor 1040 via the control line (CTRLBL) to turn the transistor 104 to an “ON” state in order to pre-charge the bit line (EN) 32. By pre-charging the bit line (EN) 32, the voltage potential on the bit line (EN) 32 may increase. The increase of the voltage potential on the bit line (EN) 32 may cause the amplifier transistor 1014 to turn to an “ON” state from an “OFF” state. When the amplifier transistor 1014 is turned to an “ON” state, the collector current (I_C1) of the amplifier transistor 1014 may increase. The increase in the collector current (I_C1) of the amplifier transistor 910 may decrease the voltage potential at the output node (OUT) of the data sense amplifier circuitry 1004. The decrease of the voltage potential at the output node (OUT) of the data sense amplifier circuitry 1004 may decrease the conductance (e.g., an amount of current flowing through) of the transistor 1042. The decrease of the conductance (e.g., an amount of current flowing through) of the transistor 1042 may prevent over-charging the bit line (EN) 32 and thus avoid voltage fluctuation in the data sense amplifier circuitry 1004 during the pre-charge phase of a sensing operation. After pre-charging the bit line (EN) 32, the control signal applied to the transistor 1040 via the control line (CTRLBL) may be removed and the transistor 1040 may turn to an “OFF” state.

During the equalization phase of a sensing operation, a control signal may be applied to the latch access transistor 1022 via the control line (LATCHDIN) to turn the latch access transistor 1022 to an “ON” state. By turning the latch access transistor 1022 to an “ON” state, the output signal at the output node (OUT) of the data sense amplifier circuitry 1004 may be inputted to the data sense amplifier latch circuitry 1006. For example, the output signal at the output node (OUT) of the data sense amplifier circuitry 1004 may be an equalization voltage potential and/or current of the data sense amplifier circuitry 1004. In an exemplary embodiment, the equalization voltage potential at the output node (OUT) of the data sense amplifier circuitry 1004 may be equal to 0.7V. At the end of the equalization phase, a control signal applied to the equalization transistor 1026 via the control line (LATCHEQ) may be removed and the equalization transistor 1026 may turn to an “OFF” state.

During the sense phase of a sensing operation, a control signal may be applied to a memory cell 12 via a corresponding word line (WL) 28 to active the memory cell 12 in order to sense a data state stored in the memory cell 12. The data sense amplifier circuitry 1004 may detect a current spike or an absence of a current spike on a bit line (EN) 32 corresponding to the active memory cell 12. For example, the current spike on the bit line (EN) 32 may modulate the base current (I_B1) of the amplifier transistor 1014. The modulation of the base current (I_B1) of the amplifier transistor 310 may cause a change in the collector current (I_C1) of the amplifier transistor 1014. The change in the collector current (I_C1) of the amplifier transistor 1014 may cause a change in the output signal at the output node (OUT) to determine a data state stored in the active memory cell 12.

In an exemplary embodiment, in the event that a logic high (binary “1” data state) is stored in the memory cell 12, the control signal applied to the active memory cell 12 via the corresponding word line (WL) 28 may cause a current spike (I_BC) on the corresponding bit line (EN) 32. The sinking of the current spike (I_BC) on the corresponding bit line (EN) 32 may cause a decrease in the base current (I_B1) of the amplifier transistor 1014 (e.g., the base current (I_B1) of the amplifier transistor 1014=the current (I₁) from the power source 1012+the current (I_CAP) from the capacitance of bit line (EN) 32−the current spike (I_BC) on the bit line (EN) 32). The decrease in the base current (I_B1) of the amplifier transistor 1014 may cause a decrease in the collector current (I_C1) of the amplifier transistor 1014. The decrease of the collector current (I_C1) of the amplifier transistor 1014 may cause an increase in the voltage potential at the output node (OUT) of the data sense amplifier circuitry 1004. The increase in the voltage potential at the output node (OUT) of the data sense amplifier circuitry 1004 may indicate that a logic high (binary “1” data state) is stored in the active memory cell 12.

In another exemplary embodiment, in the event that a logic low (binary “0” data state) is stored in the memory cell 12, the control signal applied to the active memory cell 12 via the corresponding word line (WL) 28 may not cause a current spike (I_BC) on the corresponding bit line (EN) 32. The absence of the sinking of a current spike (I_BC) on the corresponding bit line (EN) 32 may cause an increase in the base current (I_B1) of the amplifier transistor 1014 (e.g., the base current (I_B1) of the amplifier transistor 1014=the current (I₁) from the power source 1012+the current (I_CAP) from the capacitance of bit line (EN) 32−the current spike (I_BC) on the bit line (EN) 32). The increase in the base current (I_B1) of the amplifier transistor 1014 may cause an increase in the collector current (I_C1) of the amplifier transistor 1014. The increase of the collector current (I_C1) of the amplifier transistor 1014 may cause a decrease in the voltage potential at the output node (OUT) of the data sense amplifier circuitry 1004. The decrease in the voltage potential at the output node (OUT) of the data sense amplifier circuitry 1004 may indicate that a logic low (binary “0” data state) is stored in the active memory cell 12.

During the latching phase of a sensing operation, the data sense amplifier latching circuitry 1006 may receive the output signal from the data sense amplifier circuitry 1004 via the input node (OUT). After receiving the output signal from the data sense amplifier circuitry 1004, a control signal may be applied to the latch access transistor 1022 via the control line (LATCHDIN) to turn the latch access transistor 1022 to an “OFF” state from an “ON” state. A control signal may be applied to the latch access transistor 1024 via the control line (LATCHDINREF) to turn the latch access transistor 1024 to an “OFF” state from an “ON” state. By turning the latch access transistors 1022 and 1024 to an “OFF” state, the data sense amplifier latch circuitry 1006 may not receive additional input signals. A control signal may be applied to the transistor 1028 via the control line (LATENB) to turn the transistor 1028 to an “ON” state. A control signal may be applied to the transistor 1030 via the control line (LATCHEN) to turn the transistor 1030 to an “ON” state. By turning the transistors 1028 and 1030 to an “ON” state, the data state may be stored in the data sense amplifier latch circuitry 1006.

The semiconductor memory device 1000 may perform a write operation. A data state to be written to the memory cell array 10 may be inputted to the data sense amplifier latch circuitry 1006 via the input/output circuitry 1010. For example, during the writing operation, the control line (CBL) may be disconnected from the memory cell array 10 and the data state may be written to the memory cell array 10 via the control line (SAOUTB). The write operation may include various phases. For example, the various phases of the write operation may include a loading phase and/or a write phase.

During a loading phase of a write operation, a data state to be written to the memory cell array 10 may be inputted to the data sense amplifier latch circuitry 1006 via the transistors 1044 and 1046 of the input/output circuitry 1010. For example, input node (DIOB) of the transistor 1044 and the input node (DIO) of the transistor 1046 may be coupled to memory input/output content (not shown). A control signal may be applied to the transistors 1044 and 1046 via the control line (YSELECT) to couple input data state from the memory input/output content to the data sense amplifier latch circuitry 1006. The data state to be written to the memory cell array 10 may be loaded into the data sense amplifier latch circuitry 1006.

In an exemplary embodiment, in the event that a logic high (binary “1” data state) is to be written to the memory cell array 10, a control signal may be applied to the control line (SAOUTB) to cause the voltage potential on the bit line (EN) 32 to go low in order to forward bias the memory cell array 10 to receive and store the injected charges. In another exemplary embodiment, in the event that a logic low (binary “0” data state) is to be written to the memory cell array 10, a control signal may be applied to the control line (SAOUTB) to cause the voltage potential on the bit line (EN) 32 to go high in order to reverse bias the memory cell array 10 to reject the charges.

The semiconductor memory device 1000 may perform a write-back operation. The write-back operation may be performed in a similar manner as discussed above with respect to the write operation, except the data state to be written back to the memory cell array 10 is already loaded into the data sense amplifier latch circuitry 1006.

Referring to FIG. 11, there is shown control signal voltage waveforms for performing a read operation on a memory cell in accordance with an embodiment of the present disclosure. The sensing operation may include various phases. The various phases of the sensing operation may include a pre-charge phase, an equalization phase, and/or a sense phase. During the pre-charging phase of a sensing operation, a control signal may be applied to the latch access transistor 1024 via the control line (LATCHDINREF) to turn the latch access transistor 1024 to an “ON” state. Also, a control signal may be applied to the equalization transistor 1026 via the control line (LATCHEQ) to turn the equalization transistor 1026 to an “ON” state. By turning the latch access transistor 1024 and the equalization transistor 1026 to an “ON” state, the input node (OUT_REF) of the data sense amplifier latch circuitry 1006 may be directly coupled to voltage potential on the bit line (EN) 32. A control signal may be applied to the transistor 1028 via the control line (LATENB) to turn the transistor 1028 to an “OFF” state. A control signal may be applied to transistor 1018 via the control line (PANEB) to turn the transistor 1018 to an “ON” state.

During the pre-charge phase of the sensing operation, a control signal is applied to the transistor 1040 via the control line (CTRLBL) to turn the transistor 104 to an “ON” state in order to pre-charge the bit line (EN) 32. By pre-charging the bit line (EN) 32, the voltage potential on the bit line (EN) 32 may increase. The increase of the voltage potential on the bit line (EN) 32 may cause the amplifier transistor 1014 to turn to an “ON” state from an “OFF” state. When the amplifier transistor 1014 is turned to an “ON” state, the collector current (I_C1) of the amplifier transistor 1014 may increase. The increase in the collector current (I_C1) of the amplifier transistor 910 may decrease the voltage potential at the output node (OUT) of the data sense amplifier circuitry 1004. The decrease of the voltage potential at the output node (OUT) of the data sense amplifier circuitry 1004 may decrease the conductance (e.g., an amount of current flowing through) of the transistor 1042. The decrease of the conductance (e.g., an amount of current flowing through) of the transistor 1042 may prevent over-charging the bit line (EN) 32 and thus avoid voltage fluctuation in the data sense amplifier circuitry 1004 during the pre-charge phase of a sensing operation. After pre-charging the bit line (EN) 32, the control signal applied to the transistor 1040 via the control line (CTRLBL) may be removed and the transistor 1040 may turn to an “OFF” state.

During the equalization phase of a sensing operation, a control signal may be applied to the latch access transistor 1022 via the control line (LATCHDIN) to turn the latch access transistor 1022 to an “ON” state. By turning the latch access transistor 1022 to an “ON” state, the output signal at the output node (OUT) of the data sense amplifier circuitry 1004 may be inputted to the data sense amplifier latch circuitry 1006. For example, the output signal at the output node (OUT) of the data sense amplifier circuitry 1004 may be an equalization voltage potential and/or current of the data sense amplifier circuitry 1004. In an exemplary embodiment, the equalization voltage potential at the output node (OUT) of the data sense amplifier circuitry 1004 may be equal to 0.7V. At the end of the equalization phase, a control signal applied to the equalization transistor 1026 via the control line (LATCHEQ) may be removed and the equalization transistor 1026 may turn to an “OFF” state.

During the sense phase of a sensing operation, a control signal may be applied to a memory cell 12 via a corresponding word line (WL) 28 to active the memory cell 12 in order to sense a data state stored in the memory cell 12. The data sense amplifier circuitry 1004 may detect a current spike or an absence of a current spike on a bit line (EN) 32 corresponding to the active memory cell 12. For example, the current spike on the bit line (EN) 32 may modulate the base current (I_B1) of the amplifier transistor 1014. The modulation of the base current (I_B1) of the amplifier transistor 310 may cause a change in the collector current (I_C1) of the amplifier transistor 1014. The change in the collector current (I_C1) of the amplifier transistor 1014 may cause a change in the output signal at the output node (OUT) to determine a data state stored in the active memory cell 12.

In an exemplary embodiment, in the event that a logic high (binary “1” data state) is stored in the memory cell 12, the control signal applied to the active memory cell 12 via the corresponding word line (WL) 28 may cause a current spike (I_BC) on the corresponding bit line (EN) 32. The sinking of the current spike (I_BC) on the corresponding bit line (EN) 32 may cause a decrease in the base current (I_B1) of the amplifier transistor 1014 (e.g., the base current (I_B1) of the amplifier transistor 1014=the current (I₁) from the power source 1012+the current (I_CAP) from the capacitance of bit line (EN) 32−the current spike (I_BC) on the bit line (EN) 32). The decrease in the base current (I_B1) of the amplifier transistor 1014 may cause a decrease in the collector current (I_C1) of the amplifier transistor 1014. The decrease of the collector current (I_C1) of the amplifier transistor 1014 may cause an increase in the voltage potential at the output node (OUT) of the data sense amplifier circuitry 1004. The increase in the voltage potential at the output node (OUT) of the data sense amplifier circuitry 1004 may indicate that a logic high (binary “1” data state) is stored in the active memory cell 12.

In another exemplary embodiment, in the event that a logic low (binary “0” data state) is stored in the memory cell 12, the control signal applied to the active memory cell 12 via the corresponding word line (WL) 28 may not cause a current spike (I_BC) on the corresponding bit line (EN) 32. The absence of the sinking of a current spike (I_BC) on the corresponding bit line (EN) 32 may cause an increase in the base current (I_B1) of the amplifier transistor 1014 (e.g., the base current (I_B1) of the amplifier transistor 1014=the current (I₁) from the power source 1012+the current (I_CAP) from the capacitance of bit line (EN) 32−the current spike (I_BC) on the bit line (EN) 32). The increase in the base current (I_B1) of the amplifier transistor 1014 may cause an increase in the collector current (I_C1) of the amplifier transistor 1014. The increase of the collector current (I_C1) of the amplifier transistor 1014 may cause a decrease in the voltage potential at the output node (OUT) of the data sense amplifier circuitry 1004. The decrease in the voltage potential at the output node (OUT) of the data sense amplifier circuitry 1004 may indicate that a logic low (binary “0” data state) is stored in the active memory well 12.

At this point it should be noted that providing a technique for sensing a semiconductor memory device in accordance with the present disclosure as described above may involve the processing of input data and the generation of output data to some extent. This input data processing and output data generation may be implemented in hardware or software. For example, specific electronic components may be employed in a semiconductor memory device or similar or related circuitry for implementing the functions associated with sensing a semiconductor memory device in accordance with the present disclosure as described above. Alternatively, one or more processors operating in accordance with instructions may implement the functions associated with sensing a semiconductor memory device in accordance with the present disclosure as described above. If such is the case, it is within the scope of the present disclosure that such instructions may be stored on one or more processor readable media (e.g., a magnetic disk or other storage medium), or transmitted to one or more processors via one or more signals embodied in one or more carrier waves.

The present disclosure is not to be limited in scope by the specific embodiments described herein. Indeed, other various embodiments of and modifications to the present disclosure, in addition to those described herein, will be apparent to those of ordinary skill in the art from the foregoing description and accompanying drawings. Thus, such other embodiments and modifications are intended to fall within the scope of the present disclosure. Further, although the present disclosure has been described herein in the context of a particular implementation in a particular environment for a particular purpose, those of ordinary skill in the art will recognize that its usefulness is not limited thereto and that the present disclosure may be beneficially implemented in any number of environments for any number of purposes. Accordingly, the claims set forth below should be construed in view of the full breadth and spirit of the present disclosure as described herein.

Claims

1. An apparatus comprising:

a memory cell array comprising a plurality of memory cells;

first data sense amplifier circuitry comprising an amplifier transistor having a first region coupled to at least one of the plurality of memory cells via a bit line; and

data sense amplifier latch circuitry comprising a first input node coupled to the first data sense amplifier circuitry via a second region of the amplifier transistor; wherein the data sense amplifier latch circuitry stores a data state determined by the first data sense amplifier circuitry.

2. The apparatus according to claim 1, further comprising a first power source coupled to the first region of the amplifier transistor.

3. The apparatus according to claim 1, further comprising a second power source coupled to the second region of the amplifier transistor.

4. The apparatus according to claim 1, further comprising a switch transistor coupled to the first region of amplifier transistor and the second region of the amplifier transistor.

5. The apparatus according to claim 4, wherein the switch transistor comprises a first region coupled to a first power source and a second region coupled to a second power source.

6. The apparatus according to claim 1, wherein the data sense amplifier latch circuitry comprises a second input node coupled to second data sense amplifier circuitry.

7. The apparatus according to claim 6, wherein the data sense amplifier latch circuitry further comprises a plurality of transistors arranged in a cross-coupled configuration that are configured to amplify a voltage or current difference between the first input node and the second input node.

8. The apparatus according to claim 6, wherein the second data sense amplifier circuitry provides a reference voltage potential to the second input node of the data sense amplifier latch circuitry.

9. The apparatus according to claim 1, wherein the data sense amplifier latch circuitry comprises a first latch access transistor at the first input node and a second latch access transistor at the second input node.

10. The apparatus according to claim 9, wherein the data sense amplifier latch circuitry comprises an equalization transistor arranged in series with the first latch access transistor and the second latch access transistor.

11. The apparatus according to claim 1, further comprising pre-charge circuitry coupled to the bit line.

12. The apparatus according to claim 11, wherein the pre-charge circuitry comprises a first pre-charge transistor coupled to a control line.

13. The apparatus according to claim 12, wherein the pre-charge circuitry further comprises a second pre-charge transistor having a first region coupled to the bit line.

14. The apparatus according to claim 13, wherein the second pre-charge transistor comprises a second region coupled to the first pre-charge transistor.

15. The apparatus according to claim 14, wherein the second pre-charge transistor further comprises a third region coupled to the second region of the amplifier transistor.

16. The apparatus according to claim 1, further comprising input/output circuitry coupled to the data sense amplifier latch circuitry.

17. The apparatus according to claim 16, wherein the input/output circuitry comprises a first input/output transistor coupled to the first input node of the data sense amplifier latch circuitry.

18. The apparatus according to claim 17, wherein the input/output circuitry further comprises a second input/output transistor coupled to a second input node of the data sense amplifier latch circuitry.

19. The apparatus according to claim 1, wherein the data sense amplifier latch circuitry comprises a second input node coupled to the bit line.

20. The apparatus according to claim 19, wherein a voltage potential at the first input node of the data sense amplifier latch circuitry is inversely related to a voltage potential at the second input node of the data sense amplifier latch circuitry.