The present invention discloses a synchronous driver circuit, comprising: an inductor having one end coupled to an input voltage; a first power transistor having one end coupled to the other end of the inductor and another end supplying an output voltage; a second power transistor having one end coupled to the other end of the inductor and another end coupled to ground; a control circuit for controlling the operation of the first and second power transistors; a gate driver coupled to the control circuit and having an output controlling the gate of the first power transistor; and a bootstrap capacitor having one end coupled to a voltage node and the other end coupled to the other end of the inductor, the voltage across the bootstrap capacitor being provided as the operational voltage of the gate driver.
|
14. An integrated circuit for use in a synchronous driver circuit, the synchronous driver circuit converting an input voltage to an output voltage which is supplied to a load, the integrated circuit comprising:
a first power transistor and a second power transistor coupled to a common node;
a control circuit for controlling an operation of the first and second power transistors;
a gate driver coupled to the control circuit, the gate driver having an output controlling a gate of the first power transistor; and
a bootstrap capacitor having one end coupled to a voltage node and the other end coupled to the common node between the first and second power transistors, wherein a voltage across the bootstrap capacitor supplies an operational voltage of the gate driver.
1. A synchronous driver circuit, comprising:
an inductor having one end coupled to an input voltage;
a first power transistor having one end coupled to the other end of the inductor and another end supplying an output voltage;
a second power transistor having one end coupled to the other end of the inductor and another end coupled to ground or the negative power rail;
a control circuit for controlling the operation of the first and second power transistors;
a gate driver coupled to the control circuit and having an output controlling the gate of the first power transistor; and
a bootstrap capacitor having one end coupled to a voltage node and the other end coupled to the other end of the inductor, wherein a voltage across the bootstrap capacitor supplies an operational voltage of the gate driver.
2. The synchronous driver circuit of
3. The synchronous driver circuit of
4. The synchronous driver circuit of
5. The synchronous driver circuit of
6. The synchronous driver circuit of
7. The synchronous driver circuit of
8. The synchronous driver circuit of
9. The synchronous driver circuit of
10. The synchronous driver circuit of
11. The synchronous driver circuit of
12. The synchronous driver circuit of
13. The synchronous driver circuit of
15. The integrated circuit of
16. The integrated circuit of
17. The integrated circuit of
18. The integrated circuit of
19. The integrated circuit of
20. The integrated circuit of
21. The integrated circuit of
22. The synchronous driver circuit of
23. The integrated circuit of
24. The integrated circuit of
25. The integrated circuit of
26. The integrated circuit of
|
1. Field of Invention
The present invention relates to a synchronous driver circuit, and particularly it relates to a synchronous driver circuit with a bootstrap capacitor; for example, it can be used to drive light emitting diodes (LEDs). The present invention also relates to an integrated circuit for use therein.
2. Description of Related Art
Referring to
In an application to drive LEDs, as shown in
The foregoing prior art circuits have respective drawbacks. U.S. Pat. No. 6,788,033 requires four power transistors and more complicated feedback control mechanism. U.S. Pat. No. 5,739,639 employs asynchronous structure, and it is well known that the power conversion efficiency of such structure is inferior.
In view of the aforementioned drawbacks, the present invention provides a synchronous driver circuit. In a synchronous driver circuit, facing a requirement that the input voltage and the load voltage do not have a consistent relationship, there may not be sufficient driving strength to drive the up-gate power transistor because the load circuit requires a higher voltage. The present invention provides a solution to this issue.
An objective of the present invention is to provide a synchronous driver circuit; as an example, it can be used to drive LEDs.
Another objective of the present invention is to provide an integrated circuit for use in the synchronous driver circuit.
To achieve the foregoing objective, in one perspective of the present invention, it provides a synchronous driver circuit, comprising: an inductor having one end coupled to an input voltage; a first power transistor having one end coupled to the other end of the inductor and another end supplying an output voltage; a second power transistor having one end coupled to the other end of the inductor and another end coupled to ground; a control circuit for controlling the operation of the first and second power transistors; a gate driver coupled to the control circuit and having an output controlling the gate of the first power transistor; and a bootstrap capacitor having one end coupled to a voltage node and the other end coupled to the other end of the inductor, the voltage across the bootstrap capacitor being provided as the operational voltage of the gate driver.
In another perspective of the present invention, it provides an integrated circuit for use in a synchronous driver circuit, the synchronous driver circuit converting an input voltage to an output voltage which is supplied to a load, the integrated circuit comprising: a first power transistor and a second power transistor coupled to a common node; a control circuit for controlling an operation of the first and second power transistors; a gate driver coupled to the control circuit, the gate driver having an output controlling a gate of the first power transistor; and a bootstrap capacitor having one end coupled to a voltage node and the other end coupled to the common node between the first and second power transistors, a voltage across the bootstrap capacitor being provided as an operational voltage of the gate driver.
In the foregoing synchronous driver circuit or the integrated circuit for use in the synchronous driver circuit, the voltage node can be always coupled to one of the input voltage and the output voltage, or can be switchable between two different voltages. In the latter condition, the synchronous driver circuit or the integrated circuit for use therein preferably further comprises a voltage level control circuit for controlling a level of the voltage node. In one preferable embodiment, the voltage level control circuit includes a switch device for switching the voltage node between two different voltages according to a switching signal. In another preferable embodiment, the voltage level control circuit includes a linear regulator (such as but not limited to a low drop-out regulator, LDO) supplying an output to the voltage node, the output being switchable between two different voltages.
The objectives, technical details, features, and effects of the present invention will be better understood with regard to the detailed description of the embodiments below, with reference to the drawings.
Please refer to
Apparently, under the circumstance illustrated above, when more LEDs are connected in the load circuit 200, the load voltage will increase. As mentioned earlier, in this case, there may not be sufficient driving strength to drive the up-gate power transistor Q1 when Vin is low. The present invention provides a solution to this problem. As shown in the drawing, the present invention provides a bootstrap capacitor CB connected between a voltage node Va and the right side of the inductor L. The voltage across the bootstrap capacitor CB is provided as an operational voltage for the gate driver 20, such that the gate voltage of the first power transistor Q1 has sufficient swing. Thus, even if more LEDs are connected in the load circuit 200, the entire circuit can still generate sufficient output voltage Vout and output current.
In the first embodiment, the voltage node Va can be coupled to the input voltage Vin, output voltage Vout, or any voltage nodes with sufficiently high voltage level, via a diode or a switch switching synchronously with and having the same phase as the power transistor Q2. For example, if the voltage node Va is connected to the input voltage Vin, when the low-gate power transistor Q2 is turned on, one end of the bootstrap capacitor CB is connected to the input voltage Vin and the other end thereof is connected to ground; hence, the voltage across the bootstrap capacitor CB is Vin. When the second power transistor Q2 is turned off and the first power transistor Q1 is turned on, the voltage across the bootstrap capacitor CB supplies a sufficient gate voltage to fully turn on the up-gate power transistor Q1.
The switching signal SW can be generated for example by embodiments shown in
The present invention has been described in considerable detail with reference to certain preferred embodiments thereof. It should be understood that the description is for illustrative purpose, not for limiting the scope of the present invention. Those skilled in this art can readily conceive variations and modifications within the spirit of the present invention. As one example, in
Liu, Jing-Meng, Liao, Chia-Wei, Yun, Heng
Patent | Priority | Assignee | Title |
Patent | Priority | Assignee | Title |
5739639, | Jul 03 1996 | ABL IP Holding, LLC | Method and apparatus for operating LED array and charging battery for emergency LED operation including DC boost circuit allowing series connection of LED array and battery |
6603291, | Feb 06 2001 | NEXPERIA B V | Integrated FET and driver for use in a synchronous dc-dc conversion circuit |
6788033, | Aug 08 2002 | Vicor Corporation | Buck-boost DC-DC switching power conversion |
7157888, | Jun 06 2005 | GLOBAL MIXED-MODE TECHNOLOGY INC | Light loading control circuit for a buck-boost voltage converter |
7443147, | Mar 02 2005 | SOCIONEXT INC | DC-DC converter with step-up and step-down control capable of varying the offset voltage of the PWM triangle |
7843177, | Oct 31 2007 | Elite Semiconductor Memory Technology Inc | Control circuit and method for maintaining high efficiency in switching regulator |
7900361, | Dec 06 2006 | Solaredge, Ltd. | Current bypass for distributed power harvesting systems using DC power sources |
7977928, | Mar 17 2009 | Microsemi Corporation | Method and apparatus for modifying right half-plane zero in a cascaded DC-DC buck-boost converter |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Jan 25 2010 | LIU, JING-MENG | Richtek Technology Corporation | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 023976 | /0846 | |
Jan 25 2010 | YUN, HENG | Richtek Technology Corporation | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 023976 | /0846 | |
Feb 04 2010 | LIAO, CHIA-WEI | Richtek Technology Corporation | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 023976 | /0846 | |
Feb 05 2010 | Richtek Technology Corporation | (assignment on the face of the patent) | / |
Date | Maintenance Fee Events |
Nov 10 2015 | M1551: Payment of Maintenance Fee, 4th Year, Large Entity. |
Dec 03 2019 | M1552: Payment of Maintenance Fee, 8th Year, Large Entity. |
Dec 08 2023 | M1553: Payment of Maintenance Fee, 12th Year, Large Entity. |
Date | Maintenance Schedule |
Jul 10 2015 | 4 years fee payment window open |
Jan 10 2016 | 6 months grace period start (w surcharge) |
Jul 10 2016 | patent expiry (for year 4) |
Jul 10 2018 | 2 years to revive unintentionally abandoned end. (for year 4) |
Jul 10 2019 | 8 years fee payment window open |
Jan 10 2020 | 6 months grace period start (w surcharge) |
Jul 10 2020 | patent expiry (for year 8) |
Jul 10 2022 | 2 years to revive unintentionally abandoned end. (for year 8) |
Jul 10 2023 | 12 years fee payment window open |
Jan 10 2024 | 6 months grace period start (w surcharge) |
Jul 10 2024 | patent expiry (for year 12) |
Jul 10 2026 | 2 years to revive unintentionally abandoned end. (for year 12) |