A pulse generator circuit is provided. The pulse generator circuit has an input adapted to receive an input electrical quantity and an output at which an output electrical quantity is made available. A transfer characteristic establishes a relationship between said input and said output electrical quantities. The pulse generator circuit is adapted to provide said output electrical quantity in the form of pulses having a predetermined shape, suitable to be used for UWB transmission. The transfer characteristic has substantially a same shape as that of said pulses. Moreover, a UWB modulating system exploiting the novel pulse generator is proposed.
|
1. A pulse generator comprising:
an input adapted to receive an input signal having non-linear rising edges and non-linear falling edges; and
a circuit operable to develop an output pulse signal responsive to the input signal, the output pulse signal having a shape and the pulse generator having a non-linear transfer characteristic with a shape that is substantially the same as the shape of the output pulse signal.
4. An electronic system, comprising:
an electronic subsystem including a pulse generator adapted to receive an input signal including at least one non-linear edge and operable to develop an output pulse signal responsive to the input signal, the output pulse signal having a shape and the pulse generator having a non-linear transfer characteristic with a shape that is substantially the same as the shape of the output pulse signal.
11. A system, comprising:
a pulse generator adapted to receive the input signal and operable to develop an output pulse signal responsive to the input signal, the output pulse signal having a shape and the pulse generator having a non-linear transfer characteristic with a shape that is substantially the same as the shape of the output pulse signal; and
a driver circuit adapted to generate the input signal in the form of a ramp signal.
7. A method of generating output pulse signals in response to an input signal, the method comprising:
receiving the input signal at a receiver;
generating a driving signal having at least one ramp at a driver circuit in response to the input signal;
defining a non-linear transfer characteristic having a nearly gaussian shape that corresponds to a desired shape of each output pulse signal;
applying the non-linear transfer characteristic to the driving signal; and
generating a respective output pulse signal on an output of the receiver from the operation of applying the non-linear transfer characteristic to the driving signal and responsive to a feature of the input signal.
2. The pulse generator circuit of
3. The pulse generator of
5. The electronic system of
6. The electronic system of
8. The method of
defining a first non-linear sub transfer characteristic;
defining a second non-linear sub transfer characteristic;
combining the first and second sub non-linear transfer characteristics to define the non-linear transfer characteristic.
9. The method of
10. The method of
generating a respective output pulse signal responsive to each rising edge of the square wave signal;
generating a respective output pulse signal responsive to each falling edge of the square wave signal; and
adjusting the rise and fall times of the square wave signal; and
adjusting the shape of the output pulse signal as a function of the rise and fall times of the square wave signal.
12. The electronic system of
13. The electronic system of
14. The electronic system of
15. The electronic system of
a first electronic circuit having a first non-linear transfer characteristic,
a second electronic circuit having a second non-linear transfer characteristic;
said first and second electronic circuits being coupled one to the other in such a way that the first non-linear transfer characteristic is combined with the second non-linear transfer characteristic to produce the transfer characteristic of the pulse generator circuit.
16. The electronic system of
17. The electronic system of
|
The present application is a Divisional of U.S. patent application Ser. No. 11/318,052, filed Dec. 23, 2005, now U.S. Pat. No. 7,869,524; which application is incorporated by reference herein in its entirety.
The present disclosure relates to the radio communications field. More specifically, the present disclosure relates to the Ultra-Wide Band (UWB) radio communications field, and in particular it relates to the generation of UWB electromagnetic pulses.
UWB refers to a radio communications technique fundamentally different from all the other radio frequency communications systems, referred to as “narrowband systems”. Without entering into excessive details, well known to those skilled in the art, modulated low-energy pulses of very short duration, typically less than one nanosecond are used to transmit data, whereby the occupied bandwidth has very broad values. According to a definition of the U.S. Federal Communications Commission (FCC), a UWB system is a radio system having a bandwidth greater than 20% of the center frequency measured at the −10 dB points, or, alternatively, having an RF bandwidth greater than 500 MHz. On Feb. 14, 2002, the FCC allocated limited use of spectrum between the interval 3.1-10.6 GHz for signals operating in UWB systems (in short, UWB signals).
The main concern regarding a UWB system is that it occupies a portion of spectrum wherein other narrowband systems already operate, so a regulation is necessary in order to avoid coexistence (e.g., interference) problems. Therefore, a regulatory authority like the FCC has to set strict limitations in the maximum emission for UWB signals, thus guaranteeing protection to the already existing and deployed radio services. UWB signal transmissions, following the FCC rules, must have a power spectral density below the involuntary electromagnetic emission level.
A UWB transmitter has to generate UWB pulse signals whose spectrum is compatible with the regulations, both in term of the frequency interval and of the maximum emission.
U.S. Pat. No. 6,515,622 discloses an antenna system making use of UWB pulse signals, and describes a technique for generating them based on step recovery diodes. However, this technique is not compatible with integrated circuit architectures, and is not adapted to control the shape of the generated pulse signals.
A typical category of UWB pulse signals that are compatible with the regulatory prescriptions of the national/supernational authorities and that can be easily varied in shape consists of the family of the monocycle wavelets. A Gaussian monocycle wavelet is a short-duration wave having, in the time domain, a shape represented by a Gaussian derivative.
A first solution known in the art for generating a monocycle wavelet is described by H. Kim, D. Park and Joo Y., in “Design of CMOS Shotlz's Monocycle pulse generator”, IEEE 7803-8187-4 2003, p. 81. According to this solution, a monocycle wavelet of the second order (i.e., corresponding to the second time derivative of a Gaussian pulse) is generated by differentiating a signal having the shape of a hyperbolic tangent by means of a squarer circuit coupled to a high-pass filter. However, this solution is adapted to low-frequency applications only. Moreover, since the generated monocycle wavelet is of the second order, its spectrum does not properly match with the spectral interval allowed by the FCC, unless a further filtering operation is performed. However, the further filtering operation increases the pulse duration, resulting in a degradation of the transmission.
An alternative solution for generating a monocycle wavelet is described by J. F. M. Gerrits and Farserotu, in “Wavelet generation circuit for UWB impulse radio applications”, Electronics Letters, 5 Dec. 2002, Vol. 38 n. 25, p. 1737. The document describes a circuit capable of approximating a monocycle wavelet of the second order by means of sums and differences of signals with the shape of a hyperbolic tangent. This solution has substantially the same drawbacks as the previous solution.
Another technique for obtaining a monocycle wavelet, or at least to obtain an approximate version thereof, consists of modulating a sinusoidal signal (the “carrier signal”) with a modulating signal pulse of suitable shape (in the time domain), thereby obtaining a modulated sinusoidal carrier monocycle with envelope corresponding to the shape of the modulating signal pulse. An advantageous method for obtaining a monocycle wavelet having a spectra suitable for a UWB transmission under e.g. the FCC rules, consists of using modulating signal pulses having the shape that is as close as possible to a Gaussian.
I. Gresham and A. Jenkins describe in “A Fast Switching, High Isolation Absorptive SPST SiGe Switch for 24 GHz Automotive Applications”, 33rd European Microwave Conference, Munich 2003, pag. 903-906, a UWB pulse generator circuit that generates a square-envelope modulated monocycle by multiplying a high frequency sinusoidal wave by a square modulating pulse. This circuit includes a switch circuit having a very short switching time, being based on the E2CL architecture. Although this circuit is adapted to operate at high frequencies, the spectrum of a square-envelope modulated monocycle can not be entirely confined in the spectral interval allowed by the FCC, because it is characterized by having (ideally infinite) lateral lobes.
The International Application WO 0139451 describes a UWB data transmission system that generates low level voltage pulses. The shape of the low level voltage pulses can be varied by means of an adjustable shaping filter. Once shaped, the voltage pulses are used for modulating a sinusoidal signal, in such a way to obtain the UWB pulse signals necessary for the transmission of data. This solution allows modification to some extent the shape of the low level voltage pulses, and consequently modifying the shape of the UWB pulse signals spectrum. However, the shaping capability given by the shaping filter is limited, and the spectrum is scarcely controllable, which is also worsened by the circuit complexity of the shaping filter itself.
An aspect of the present disclosure provides a pulse generator circuit. The pulse generator circuit has an input adapted to receive an input electrical quantity and an output at which an output electrical quantity is made available. A transfer characteristic establishes a relationship between said input and said output electrical quantities. The pulse generator circuit is adapted to provide said output electrical quantity in the form of pulses having a predetermined shape, suitable to be used for UWB transmission. The transfer characteristic has substantially a same shape as that of said pulses.
Another aspect of the present disclosure relates to a UWB modulating system for modulating at least one carrier signal with predetermined duration enveloping pulses. The UWB modulating system includes a carrier generator adapted to generate the at least one carrier signal at a respective frequency, a pulse generator circuit for generating said enveloping pulses having a predetermined shape, suitable to be used for UWB transmission, and a multiplier circuit adapted to multiply the at least one carrier signal with said enveloping pulses. The pulse generator circuit includes an input adapted to receive an input electrical quantity, an output at which an output electrical quantity is made available in form of said enveloping pulses and a transfer characteristic establishing a relationship between said input and said output electrical quantities. The transfer characteristic has substantially a same shape as that of said pulses. The UWB modulating system further includes a driver circuit adapted to generate the input electrical quantity fed to the input of the pulse generator circuit.
The following discussion is presented to enable a person skilled in the art to make and use the disclosure. Various modifications to the embodiments will be readily apparent to those skilled in the art, and the generic principles herein may be applied to other embodiments and applications without departing from the spirit and scope of the present disclosure. Thus, the present disclosure is not intended to be limited to the embodiments shown, but is to be accorded the widest scope consistent with the principles and features disclosed herein.
Referring to
The UWB transmitter 100 includes a UWB pulser 115, having a first input terminal coupled to an output terminal of a driver circuit block 120 fed by the modulated digital signal SB, a second input terminal coupled to an output terminal of a sine wave generator block 125, and an output terminal coupled to an input terminal of an output stage circuit 130, having an output terminal coupled to the antenna 110. The driver circuit block 120 and the sine wave generator block 125 have input terminals coupled to the control block 105.
When the UWB transmitter 100 has to transmit information, the driver circuit block 120 receives the data stream, i.e., the digital signal SB modulated adopting, for example, a PPM technique, and generates a corresponding signal adapted to drive the UWB pulser 115. In particular, the driver circuit block 120 generates a corresponding square wave signal RP. Moreover, the sine wave generator block 125 generates a sinusoidal signal Sc of frequency fc; preferably, the sine wave generator block 125 is adapted to generate a sine wave voltage signal having a frequency fc variable (in a continuous or discrete way) within a predetermined frequency range, the frequency value being for example established by the control block 105. The UWB pulser 115 includes a pulse generator 140, controlled by the driver circuit block 120, and adapted to generate a signal pulse of carefully selected shape, for example a nearly-Gaussian pulse Ig, as will be more clear in the following description. The UWB pulser 115 further includes a signal multiplier block 150, having a first input terminal coupled to the output terminal of the sine waves generator block 125 for receiving the sinusoidal signal Sc, and a second input terminal coupled to the pulse generator 140 for receiving the nearly-Gaussian pulse Ig. The multiplier block 150 further includes an output terminal for providing a UWB signal pulse Pv, given by the product of the sinusoidal signal Sc by the nearly-Gaussian pulse Ig. An output stage circuit 130 allows coupling the output of the UWB pulser 115 with the antenna 110, without degrading the spectra of the UWB signal pulse Pv.
Alternatively, a Binary Phase Shift Keying modulation (BPSK) technique may be adopted: the data stream is provided to the sine wave generator block 125 in the form of a modulated digital signal SB′ carrying a stream of bits b′i, and the sine wave generator block 125 is driven by the control block 105 in such a way to modify the phase of the sinusoidal signal Sc depending on the values assumed by the bit b′i of the modulated digital signal SB′.
The qualitative trend of a UWB signal pulse Pv generated by the UWB pulser 115 as a function of time is illustrated in
Similarly, the spectrum of the sinusoidal wave signal enveloped by the nearly-Gaussian pulse is given by the spectrum of the nearly-Gaussian pulse, shifted in frequency and centered at the frequency of the sinusoidal wave signal, as illustrated in
By acting on the sine waves generator block 125, the control block 105 is capable to vary the frequency fc, shifting the entire spectrum Pf.
In a preferred embodiment of the present disclosure, the shape of the nearly-Gaussian pulse Ig (i.e., the UWB signal pulse envelope) can be varied, so as to adjust the shape of the spectrum Pf. In particular, according to an embodiment of the present disclosure, by properly modifying the square wave signal RP the shape of the nearly-Gaussian pulse Ig can be varied; to this end, the control block 105 acts (control line 170) on the driver circuit block 120 so as to modify the square wave signal RP.
The Applicant has found that for generating a pulse of a predetermined shape, an advantageous solution consists of properly stimulating the input of a circuit having a non-linear transfer characteristic, which shape closely approximates, as far as possible, the shape of the desired pulse. For this reason, in order to generate a nearly Gaussian pulse it is expedient to exploit a circuit whose transfer characteristic has a shape that approximates a Gaussian.
For better understanding the previous statements, reference will be now made to
y=NG(x)=A(tan h(x+w)−tan h(x−w)), (1)
where A is an amplitude parameter and w is a width parameter.
The amplitude parameter A establishes the amplitude of the transfer characteristic y=NG(x). The width parameter w establishes the shape and the width of the transfer characteristic y=NG(x), as illustrated in
Turning now to
The output y varies over time, i.e. y=y(t), and is in particular a periodic signal having a period T/2 (i.e., half the period of the input x(t)). The output y(t) consists of a train of nearly Gaussian pulses each having the same shape as the transfer characteristic y=NG(x), but, in general, a different duration. More particularly, the output y(t) comprises nearly Gaussian pulses in correspondence of the rising and falling edges of the input x(t); said nearly Gaussian pulses thus have, a time duration equal to the rise/fall times Tr/Tf. By varying, particularly increasing the rise/fall times Tr/Tf, as is illustrated in
Referring to
The pulse generator 140 comprises a first and a second NPN differential pairs, one having the output terminals cross-coupled to the output terminals of each other. More particularly, the first differential pair comprises two NPN bipolar transistors Q1, Q2, and the second differential pair comprises two NPN bipolar transistors Q3, Q4. The transistors Q1 and Q2 have the emitter terminals coupled to each other, and further coupled to a first biasing current generator, supplying a continuous current Iee1. The transistors Q3 and Q4 have the emitter terminals coupled to each other, and further coupled to a second biasing current generator supplying a continuous current Iee2. The base terminals of the transistors Q1 and Q3 are coupled to the output terminal of the driver circuit block 120, schematized in the drawing as a voltage signal generator generating an input voltage signal Vin series—coupled to a bias voltage generator generating a continuous (DC) voltage Vb; the collector terminal of the transistor Q1 is coupled to the collector terminal of the transistor Q4, forming a circuital node N1. The transistor Q2 has the base terminal coupled to a bias voltage generator supplying a second DC voltage Vb1, and the collector terminal coupled to the collector terminal of the transistor Q3, forming a circuital node N2. The base terminal of the transistor Q4 is coupled to a bias voltage generator generating a third DC voltage Vb2.
The multiplier block 150 comprises a third and a fourth NPN differential pairs coupled to each other. The third differential pair comprises two NPN bipolar transistors Q5, Q6, and the fourth differential pair comprises two NPN bipolar transistors Q7, Q8. The transistors Q5 and Q6 have the emitter terminals coupled to each other and further coupled to the circuital node N1; the transistors Q7 and Q8 have the emitter terminals coupled to each other and further coupled to the circuital node N2. Moreover, the base terminal of the transistor Q5 is coupled to the base terminal of the transistor Q8, and the base terminal of the transistor Q6 is coupled to the base terminal of the transistor Q7. Both the third and the fourth differential pairs are driven by the sinusoidal voltage signal Sc, provided by the sine wave generator block 125 in a differential way. More particularly, the sinusoidal voltage signal Sc is applied between the base terminal of the transistor Q5 (positive input terminal) and the base terminal of the transistor Q6 (negative input terminal). Consequently, the sinusoidal voltage signal Sc is also applied between the base terminal of the transistor Q8 (positive input terminal) and the base terminal of the transistor Q7 (negative input terminal). The transistors Q5 and Q7 have the collector terminals coupled to each other, defining a first output node No1 of the UWB pulser 115. In a similar way, the transistors Q6 and Q8 have the collector terminals one coupled to each other, defining a second UWB pulser output node No2.
A current-to-voltage converter 155 is further provided, attached to the output nodes No1 and No2, including a first and a second resistors R1 and R2, both having a resistance value Rc. The first resistor R1 is coupled between the first output node No1 and a terminal providing the supply voltage Vcc, the second resistor R2 is coupled between the second output node No2 and a terminal providing the supply voltage Vcc.
A differential pair of NPN bipolar transistors exhibits a non-linear transfer characteristic (expressing the differential output current Id as a function of the differential input voltage Vd), having the shape of a hyperbolic tangent:
wherein Ibias is the current biasing the differential pair, α is a proportionality parameter including the saturation current of the transistors, and Vt is the thermal voltage. It is pointed out that for small input voltages Vd (in particular, sufficiently smaller than 2Vt), the transfer characteristic (2) is almost linear, while for large values of Vd the non-linearities of the NPN bipolar transistors reduce the gain of the differential pair and cause the transfer characteristic to bend, thereby obtaining the hyperbolic tangent shape.
The behavior of the pulse generator 140 of
wherein Ic1, Ic2, Ic3, Ic4 are the collector currents of the transistors Q1, Q2, Q3, Q4, respectively. Vid1,2 is the differential input voltage of the first differential pair, and Vid3,4 is the differential input voltage of the second differential pair. Since:
Vid1,2=Vin+Vb−Vb1; Vid3,4=Vin+Vb−Vb2, (4)
wherein the input signal Vin (representing the square wave signal RP generated by the driver circuit block 120) is a square wave signal of period T having rise times Tr and fall times Tf, the equation (3) becomes:
which resembles equation (1). The value of the width parameter w of equation (1) depends on how much the biasing of the transistors Q1, Q2, Q3, Q4 unbalances the corresponding two differential pairs. The value of the width parameter w is established in equation (5) by properly setting the voltages Vb, Vb1 and Vb2 according to the following relationships:
Since equation (5) resembles equation (1), the pulse generator 140 has a transfer characteristic having a nearly Gaussian shape. Thus, the pulse generator 140 is adapted to generate a nearly Gaussian pulse.
The multiplier block 150, having a “Gilbert cell” circuital architecture, is characterized by the following transfer characteristic:
Io1 and Io2 are the output currents of the multiplier block 150, given by Ic5+Ic7 and Ic6+Ic8, respectively; Ic5, Ic6, Ic7 and Ic8 are the collector currents of the transistors Q5, Q6, Q7 and Q8, respectively; the differential output current of the multiplier block 150, i.e., Io1−Io2, corresponds to the UWB (current) signal pulse.
Defining with Vo1 and Vo2 the voltages at the first and second output nodes No1, No2, respectively, and thanks to the presence of the first and second resistors R1,R2, the differential output voltage of the UWB pulser 115, taken between the first output node No1 (positive terminal) and the second output node No2 (negative terminal) results equal to (supposing that R1=R2=Rc):
Vo1−Vo2=Vcc−Rc·Io1−(Vcc−Rc·I02)=Rc·(Io2−Io1), (8)
Substituting equation (7) in equation (8), the following relationship is
Substituting now equation (5) in equation (9), the previous equation becomes:
By imposing Iee1=Iee2=Iee, equation (10) can be rewritten in the following way:
As can be seen observing equation (11), the differential output voltage of the UWB pulser 115 depends both on the input voltage signal Vin (representing the square wave signal RP generated by the driver circuit block 120) and on the sinusoidal voltage signal Sc.
Moreover, when the sinusoidal voltage signal Sc has a low amplitude, where by “low amplitude” there is intended sufficiently lower than the thermal voltage Vt, the previous equation can be simplified. In fact, assuming that:
Sc=Vm·sin(2π·fc·t), (12)
where Vm is the amplitude of the voltage signal Sc, and assuming that:
Vm·sin(2π·fc·t)<<2Vt, (13)
equation (11) can be approximated in the following way:
where the differential output voltage Vo1-Vo2 of the UWB pulser 115 corresponds to the UWB voltage signal Pulse Pv. In fact, as can be seen by equation (14), the UWB voltage signal pulse Pv generated by the UWB pulser 115 is a sinusoidal wave enveloped by a nearly-Gaussian pulse.
As previously mentioned, for being adapted to be exploited in a transmission system, the UWB voltage signal pulse Pv has to be compatible with the strict limitations imposed by the regulatory authorities like the FCC. In this case, the extension of its spectrum Pf has to be restricted within the spectral mask SM. By neglecting possible aliasing effects, an approximated expression of the envelope of the Fourier transform of the module of the UWB voltage signal pulse Pv is:
wherein Vmax is the highest voltage that the square wave signal RP assumes.
From the previous equation, an inverse proportionality relation exists between the −10 dB (in respect with the frequency fc) band BW of the UWB voltage signal pulse Pv and the rise times Tr of the input voltage signal Vin (i.e., the rise time Tr of the rectangular voltage pulses of the square wave signal RP):
By making explicit the depending of Vmax on Tr and w, the following relationship is obtained:
wherein:
with p that is a ratio term determining the value of Vmax that allows generating a Gaussian pulse having a precision p on the side portions thereof.
In this way, by varying the rise times Tr of the rectangular voltage pulses of the square wave signal RP generated by the driver circuit block 120, it is possible to vary the bandwidth BW of the UWB voltage signal pulse Pv in a reliable way.
Referring now to
In case the input voltage signal Vin is provided to the to the pulse generator 140 in a differential way, as depicted in
A further embodiment of the unbalancing circuit is depicted in
Although the UWB pulser 115 previously described has been implemented using NPN bipolar transistors, alternative solutions are possible. For example, similar results can be achieved if each transistor Q1-Q8 in
Mixed solutions are also possible: for example, in
As previously mentioned, the UWB pulser 115 converts each transition of the square wave signal provided to its input into a corresponding UWB voltage pulse Pv. Moreover, the time duration of the UWB voltage pulse Pv is uniquely determined by the duration of the rise/fall times Tr/Tf of the square wave signal. Since the −10 dB bandwidth BW of the UWB voltage pulse Pv is inversely proportional to the time duration of the UWB voltage pulse Pv, i.e., to Tr or Tf, the performance in terms of speed and temporal coherence of the driver circuit block 120 needs to be carefully controlled; in particular, it is to be observed that the circuit performances are affected by the fabrication process tolerances.
In
The driver circuit block 120 includes a shift-register 510, a summing network 520 and a low-pass filter 530. The shift register 510 is capable to store a number N of bits bi. It receives from the control block 105 a clock signal clk having a repetition period Tc, necessary for timing all the operation performed by the driver circuit block 120, and the modulated digital signal SB. The shift register 510 provides N output bits Q1, Q2, . . . , QN carried by corresponding output terminals (for convenience, the bits and the corresponding terminals providing them are denoted with the same references) coupled in sequence to N input terminals S1, S2, . . . , SN of the summing network 520.
Data bits bi are fed by the modulated digital signal SB with a frequency 1/T. The shift register 510 is capable to store an ordinate sequence of N bits, and includes N bistable elements (for example, D-latches implemented with E2CL technology) timed by the same clock signal clk, one bistable element per bit. Moreover, each bistable element of the shift register 510 is coupled to a corresponding one of the output terminals Q1, Q2, . . . , QN. The bistable elements are coupled in such a way that the output of a generic bistable element (except the last) is coupled to the input of the subsequent bistable element. The bits stored in the shift register 510 moves from the first bistable element (having the output coupled to the output terminal Q1) to the last bistable element (having the output coupled to the output terminal QN), passing from a generic bistable element to a subsequent one at each half period Tc/2 of the clock signal clk.
Since, according to this example, the shift register 510 is implemented with E2CL technology, the D-latches included therein have a differential circuit structure, and the logic values “1”, “0” are associated with a high logic voltage Vh (e.g., equal to 275 mV) and a low logic voltage VI (e.g., equal to −275 mV), respectively. Consequently, also the modulated digital signal has to be properly adapted, by means of a voltage shifter circuit not shown in the Figure, before being provided to the input of the shift register 510. In the starting condition, it is supposed that the modulated digital signal SB and the output bits Q1, Q2, . . . , QN are at the low logic voltage V1. When the modulated digital signal SB assumes the high logic voltage Vh during a half period Tc/2, at the subsequent half period the output bit Q1 assumes the high logic voltage Vh (i.e., it assumes the “1” logic value). If the modulated digital signal SB is maintained at the high logic voltage Vh for at least N/2 periods Tc, the input variation is transferred to all the N output terminals; consequently, at the end of N/2 periods Tc, all the output bits Q1, Q2, . . . , QN are at the high logic voltage Vh (i.e. they are all at the “1” logic value).
The summing network 520 includes an output terminal providing a sum signal SS to the low-pass filter 530. The sum signal SS is an analog voltage signal which value is proportional to the number of output bits Q1, Q2, . . . , QN that are at the high logic voltage Vh:
SS=k·(Q1+Q2+ . . . +QN), (19)
wherein k is a constant parameter. For example, for implementing the function expressed in equation (19) a number N of NPN differential pairs coupled to a same pair of resistors can be used. The sum signal SS takes the highest value when all the output bits Q1, Q2, . . . ,QN are at the “1” logic value, and is equal to:
SSMAX=k·N·Vh. (20)
The low pass-filter 530 (that will not be described in detail, because not relevant to the scope of the present disclosure) includes an output terminal, for providing the square wave signal RP to the UWB pulser 115. In fact, by providing the sum signal SS to the low-pass filter 530, the rising/falling edges of the rectangular voltage pulse are smoothed, and their trends become nearly linear, as required for properly driving the UWB pulser 115.
According to a further embodiment of the present disclosure, the driver circuit block 120 is adapted to be controlled by the control block 105 in such a way to vary the duration of the rise/fall times Tr/Tf and, consequently, to adjust the width of the UWB voltage pulses Pv. Since the sum signal SS is a rectangular voltage pulse having staircase-like rising/falling edges with rise/fall times Tr/Tf that depend on the period Tc of the clock signal clk, a method for varying the rise/fall times Tr/Tf consists of directly adjusting the period Tc.
Moreover, the rising/falling edges of the signal RC may be non linear. In fact, referring back to
According to a further embodiment of the present disclosure, the sine wave generator block 125 (
Naturally, in order to satisfy local and specific requirements, a person skilled in the art may apply to the solution described above many modifications and alterations. Particularly, although the present disclosure has been described with a certain degree of particularity with reference to preferred embodiment(s) thereof, it should be understood that various omissions, substitutions and changes in the form and details as well as other embodiments are possible; moreover, it is expressly intended that specific elements and/or method steps described in connection with any disclosed embodiment of the disclosure may be incorporated in any other embodiment as a general matter of design choice.
The UWB transmitter 100 of
Cavallaro, Marco Orazio, Copani, Tino, Girlando, Giovanni, Palmisano, Giuseppe
Patent | Priority | Assignee | Title |
Patent | Priority | Assignee | Title |
4312238, | Dec 13 1979 | Electro-acoustic flowmeter | |
6348785, | Oct 21 1999 | Credence Systems Corporation | Linear ramping digital-to-analog converter for integrated circuit tester |
6515622, | Jun 13 2000 | HRL Laboratories, LLC | Ultra-wideband pulse coincidence beamformer |
6611223, | Oct 02 2001 | National University of Singapore | Method and apparatus for ultra wide-band communication system using multiple detectors |
7010056, | Oct 10 2000 | SHENZHEN XINGUODU TECHNOLOGY CO , LTD | System and method for generating ultra wideband pulses |
7027493, | Jan 19 2000 | Time Domain Corporation | System and method for medium wide band communications by impluse radio |
7376191, | Oct 27 2000 | LIGHTWAVES SYSTEMS, INC | High bandwidth data transport system |
20040086001, | |||
20040258133, | |||
WO139451, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Dec 06 2010 | STMicroelectronics S.r.l. | (assignment on the face of the patent) | / |
Date | Maintenance Fee Events |
Dec 29 2015 | M1551: Payment of Maintenance Fee, 4th Year, Large Entity. |
Dec 23 2019 | M1552: Payment of Maintenance Fee, 8th Year, Large Entity. |
Dec 19 2023 | M1553: Payment of Maintenance Fee, 12th Year, Large Entity. |
Date | Maintenance Schedule |
Jul 10 2015 | 4 years fee payment window open |
Jan 10 2016 | 6 months grace period start (w surcharge) |
Jul 10 2016 | patent expiry (for year 4) |
Jul 10 2018 | 2 years to revive unintentionally abandoned end. (for year 4) |
Jul 10 2019 | 8 years fee payment window open |
Jan 10 2020 | 6 months grace period start (w surcharge) |
Jul 10 2020 | patent expiry (for year 8) |
Jul 10 2022 | 2 years to revive unintentionally abandoned end. (for year 8) |
Jul 10 2023 | 12 years fee payment window open |
Jan 10 2024 | 6 months grace period start (w surcharge) |
Jul 10 2024 | patent expiry (for year 12) |
Jul 10 2026 | 2 years to revive unintentionally abandoned end. (for year 12) |