An inductance component is disclosed. This inductance component includes base made of insulating material, coil section buried in base, and external electrode terminals electrically coupled to the ends of coil section. stress buffering section is provided on the exposed interface between base and external electrode terminals, and this stress buffering section can ease the stress produced by the difference in thermal coefficients due to temperature changes. The foregoing structure thus allows improving the reliability of the inductance component with respect to a thermal shock.
|
1. An inductive component comprising:
a base made of insulating material;
a coil section buried in the base; and
an external electrode terminal electrically connected to an end of the coil section, the external electrode terminal including a first external electrode contacting the base and a second terminal electrode covering the first external electrode, wherein:
a stress buffering section is provided between the base and the first external electrode,
the stress buffering section includes a groove between the base and the first external electrode, and
the first external electrode is exposed in the groove.
2. The inductive component of
3. The inductive component of
4. The inductive component of
5. The inductive component of
6. The inductive component of
7. The inductive component of
8. The inductive component of
9. The inductive component of
11. The inductive component of
12. The inductive component of
13. The inductive component of
|
This application is the U.S. National Phase under 35 U.S.C. §371 of International Application No. PCT/JP2008/003056, filed on Oct. 28, 2008, which in turn claims the benefit of Japanese Application No. 2007-282696, filed on Oct. 31, 2007, the disclosures of which Applications are incorporated by reference herein.
The present invention relates to a chip-component, more particularly an inductance component, to be used in electronic devices such as portable telephones, and it also relates to a method of manufacturing the same inductance component.
A chip-component, typically an inductance component, has been known as a ceramic electronic component which is made by this method: Electrodes made of silver or copper excellent in electrical conductivity are formed inside a ceramic base by using a printing technique, and then the ceramic base is fired.
The chip inductance component discussed above has been strongly required to be downsized and have a high Q factor. To achieve these targets, it is important to increase the number of layers of coil section 21 or raise a space factor of a conductive section. Patent literature 1 discloses how to achieve these targets.
The conventional structure discussed above needs more layers of coil section 21 in order to increase an inductance value as well as a greater space factor in order to achieve a higher Q factor. However, when the chip inductance component with a structure achieving the targets is mounted onto a circuit board, a deflection stress of the circuit board due to a temperature change is applied concentrically to external electrode-terminals 23, 24. The insulating material of base 25 is thus subject to the stress, and the soldered joints tend to be cracked.
Patent Literature 1: Unexamined Japanese Patent Publication No: 2005-317604
The present invention aims to provide an inductance component that has better reliability on soldered joints with respect to changes in temperature such as a thermal shock, where the reliability is not affected by the number of layers or the space factor. The present invention also provides a method of manufacturing the same inductance component.
The inductance component of the present invention comprises the following structural elements: an insulating base, a coil section buried in the base, external-electrode terminals electrically coupled to the ends of the coil section, and a stress buffering section provided on an exposed interface between the base and the external-electrode terminals.
The method of manufacturing the inductance component allows the stress buffering section provided around the external-electrode terminals to mitigate the warping caused by internal stress of the inductance component per se. The internal stress is produced by heating and cooling during the soldering for mounting the component and is caused by the number of layers of coil patterns or a space factor of the conductive section. The stress buffering section can also ease an external stress caused by the warping of the circuit board, where the warping is produced by the difference between thermal expansion coefficients when the component is mounted onto the circuit board. The stress supposed to concentrate on the coil section formed in the base thus can be dispersed. The foregoing structure can prevent the stress from breaking the coil section, also from peeling parts of the coil off the interface between the coil and the base. As a result, a compact chip inductance component having a greater number of layers or a greater space factor of the coil section is obtainable, and the practical reliability of the inductance component can be improved.
Descriptions of Reference Signs
1
base
20
coil section
20a
coil pattern
3, 30
via electrode
4a, 40a
first external electrode terminal
4b, 40b
second external electrode terminal
5, 15
external electrode terminal
6
stress buffering section
10
substrate
11
epoxy resin
12
sacrificial layer
13
copper electrode pattern
14
space
An inductance component and a method of manufacturing the same component in accordance with the first embodiment of the present invention are demonstrated hereinafter with reference to the accompanying drawings.
accordance with a first embodiment of the present invention.
Via-electrodes 3 correspond to interlayer connecting sections of coil patterns 20a. Coil patterns 20a formed of multiple layers are spirally or coil-likely connected to each other through via-electrodes 3 formed at given places. In this structure, a greater number of layers of coil patterns 20a will increase the inductance value, and a greater sectional area of coil patterns 20a will increase a value of the Q factor. A greater space factor, i.e. a greater occupation ratio of conductive section, will allow the inductance component to be downsized.
Coil pattern 20a can be in any form such as spiral, coil, meander. Coil pattern 20a spirally formed is coupled to first external electrode 4a at its both ends. Electrode 4a is covered with second external electrode 4b excellent in soldering wettability of solder or tin so that first external electrode 4a can be well mounted to a connection terminal of a circuit board. External electrode terminal 5 is formed of first external electrode 4a and second external electrode 4b.
A space having a given empty space is provided on the exposed interface between external electrode terminals 5 and base 1, and the space works as stress buffering section 6. The presence of stress buffering section 6 allows elastic deformation to buffer the warping produced by the difference in the thermal expansion coefficients of the inductance component per se or the circuit board when the component is soldered onto the board. As a result, the foregoing structure prevents coil section 20 from being adversely affected by the stress, and increases the mounting reliability, as a whole, of a chip component. Use of insulating and photosensitive resin as a material of base 1 of the inductance component allows base 1 to elastically deform more readily, so that the stress can be eased without increasing the internal stress.
For instance, in the case of using glass-epoxy, which is generally used as the material of circuit boards, its thermal expansion coefficient is approx. 15 ppm/° C., while that of the inductance component in accordance with this first embodiment is approx. 50 ppm/° C. Thus when a temperature difference of 100-200° C. is generated, the internal stress over 1 GPa can be produced in a conventional inductance component, having no stress buffering section 6, when the component is soldered onto the circuit board.
Stress buffering section 6 is provided along the exposed interface between external electrode terminals 5 and base 1, so that the internal stress, specifically the internal stress applied to the coil section which dominates the performance of the inductance component, can be substantially eased.
Stress buffering section 6 exerts its ability to ease the stress when it is placed at the lower section of the inductance component, i.e. a place facing to the circuit board when it is mounted to the circuit board, because the heaviest stress is applied to this lower section when the component is soldered to the circuit board. The lower section refers to as the face confronting the circuit board when the component is mounted onto the circuit board. Providing stress buffering sections 6 on both sides, i.e. on the top face and on the underside of the inductance component, allows exerting the ability to ease the stress to the maximum extent.
The structure discussed above allows improving greatly the reliability with respect to the thermal shock to the inductance component of the present invention. During the heat treatment in the manufacturing steps of the inductance component, or in a case where the heat generated in a device, in which this component is mounted, the heat travels to this inductance component, and the stress buffering section 6 can buffer the stress, thereby achieving high reliability. As shown in
Stress buffering section 6 having a substantially V-shaped cross section prevents moisture and corrosive gas from entering base 1, and a greater frontage of the V-shape allows easing the stress to the inductance component. Stress buffering section 6 having a substantially U-shaped cross section prevents the stress from concentrating to one spot because of no angular sections available, so that the inductance component free from origins of mechanical fracture is obtainable.
Stress buffering section 6 can be also formed by filling the space with the material having elasticity, i.e. buffer material. In this case, since no space is available, humidity and corrosive gas cannot enter base 1, so that the reliability of the inductance component can be further increased. The material to be filled is preferably elastomer resin such as silicone resin, acrylic resin, polyethylene resin, and rubber.
The structure discussed previously can also prevent cracks conventionally generated at solder fillet, where the cracks are produced due to the differences in thermal expansion coefficients between the circuit board and the inductance component when the component is soldered to the circuit board. This advantage allows not only prolonging the life of the inductance component per se but also extending the life of the electronic circuit, to which the inductance component is mounted, and increasing the reliability.
Use of polymeric material among other as base 1 will produce the greater advantage. In general, electrode material such as copper, copper alloy, or silver excellent in electric conductivity is used as coil section 20 and external electrode terminal 5. For instance, use of copper as electrode material for coil section 20, where the elastic coefficient of copper is approx. 130 GPa, while polymeric material, e.g. epoxy resin, is used as base 1 of which elastic coefficient is usually approx. a few GPa. The presence of stress buffering section 6 on the interface between external electrode terminal 5 and base 1 allows the inductance component to deform with ease. In other words, the stress buffering section 6 effectively eases the internal stress.
An inductance component desirable to be downsized can achieve a greater inductance value within a limited volumetric capacity only by increasing the number of layers of coil section 20. To achieve a greater value of the Q factor and a smaller DC resistance, it is essential to enlarge the cross sectional area of the electrode pattern forming the inductance. A greater space factor of the conductor in the inductance component is needed to achieve these targets.
A method of manufacturing this inductance component in accordance with the first embodiment is detailed with reference to
First, as shown in
Epoxy resin 11 having photosensitivity can be developed and processed into a desirable shape by using the general purpose photolithographic technique. In this embodiment, the lower most layer of the inductance component, i.e. the mounting surface confronting the circuit board, is formed. Then form sacrificial layer 12, which can be removed in a later step, by using a spattering method or an evaporating method. Electrically conductive metal is preferably used as the material for sacrificial layer 12, namely, the preferable material is the electrode material for external electrode terminal 5 and coil section 20, or selectively removable material. To be more specific, titan is a preferable material for this sacrificial layer 12, and other metal materials such as nickel or aluminum can be also used as the material for sacrificial layer 12.
Although it is detailed later, copper is used as the material for coil section 20 because copper is excellent in electrical conductivity, also excellent in forming electrode patterns by using the plating technique, and in productivity.
Then as shown in
Next, as shown in
Next as shown in
Form sacrificial layer 12 made of titan as the upper most layer of the foregoing layered body, and then form first external electrode 40a made of copper by the plating technique. However, sacrificial layer 12, i.e. the upper most layer, is not necessarily formed because it can be determined appropriately whether or not it is needed depending on a shape of the chip, the number of layers, and a degree of requirement of reliability.
Then as shown in
In
Layering sacrificial layer 12 made of metallic film, or layering thermoplastic polyimide resin, or forming the material excellent in etching such as aluminum into a pattern dividable into pieces will allow the layered body to be divided into pieces. Use of a cutting machine will also allows the layered body to be mechanically divided.
Then as shown in
The method discussed above allows manufacturing the inductance component having given spaces 14, acting as stress buffering sections 6, on the interface between external electrode terminal 15 and base 1. The inductance component thus manufactured is highly reliable with respect to changes in stress such as warping.
The inductance component of the present invention is highly reliable with respect to the changes in stress caused by, e.g. thermal shock, so that the inductance component and the manufacturing method thereof are useful for a variety of electronic devices.
Ohba, Michio, Matsutani, Nobuya, Yamamoto, Kenichi
Patent | Priority | Assignee | Title |
11011294, | May 11 2016 | TDK Corporation | Multilayer coil component |
12094649, | Mar 09 2015 | Samsung Electro-Mechanics Co., Ltd. | Coil electronic component and method of manufacturing the same |
9183979, | Dec 22 2011 | SAMSUNG ELECTRO-MECHANICS CO , LTD | Chip inductor and method for manufacturing the same |
Patent | Priority | Assignee | Title |
6194248, | Sep 02 1997 | Murata Manufacturing Co., Ltd. | Chip electronic part |
6956455, | Nov 09 2000 | Murata Manufacturing Co., Ltd. | Method of manufacturing laminated ceramic electronic component and laminated ceramic electronic component |
7106161, | Jul 12 2004 | TDK Corporation | Coil component |
7495538, | Aug 25 2006 | TAIYO YUDEN CO , LTD | Inductor using drum core and method for producing the same |
7663464, | Feb 01 2007 | Panasonic Corporation | Inductance component |
20010017420, | |||
JP10097942, | |||
JP2001244116, | |||
JP2003110397, | |||
JP2005317604, | |||
JP2006324492, | |||
JP9186042, | |||
WO2007072617, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Oct 28 2008 | Panasonic Corporation | (assignment on the face of the patent) | / | |||
Mar 08 2010 | YAMAMOTO, KENICHI | Panasonic Corporation | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 024353 | /0621 | |
Mar 09 2010 | OHBA, MICHIO | Panasonic Corporation | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 024353 | /0621 | |
Mar 09 2010 | MATSUTANI, NOBUYA | Panasonic Corporation | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 024353 | /0621 |
Date | Maintenance Fee Events |
Sep 20 2013 | ASPN: Payor Number Assigned. |
Feb 08 2016 | RMPN: Payer Number De-assigned. |
Feb 09 2016 | ASPN: Payor Number Assigned. |
Mar 17 2016 | M1551: Payment of Maintenance Fee, 4th Year, Large Entity. |
Jun 01 2020 | REM: Maintenance Fee Reminder Mailed. |
Nov 16 2020 | EXP: Patent Expired for Failure to Pay Maintenance Fees. |
Date | Maintenance Schedule |
Oct 09 2015 | 4 years fee payment window open |
Apr 09 2016 | 6 months grace period start (w surcharge) |
Oct 09 2016 | patent expiry (for year 4) |
Oct 09 2018 | 2 years to revive unintentionally abandoned end. (for year 4) |
Oct 09 2019 | 8 years fee payment window open |
Apr 09 2020 | 6 months grace period start (w surcharge) |
Oct 09 2020 | patent expiry (for year 8) |
Oct 09 2022 | 2 years to revive unintentionally abandoned end. (for year 8) |
Oct 09 2023 | 12 years fee payment window open |
Apr 09 2024 | 6 months grace period start (w surcharge) |
Oct 09 2024 | patent expiry (for year 12) |
Oct 09 2026 | 2 years to revive unintentionally abandoned end. (for year 12) |