An image sensor having an array of pixel cells, each including a photo-conversion device. The array has first, second, and third groups of pixel cells. The first group of pixel cells receives light and the second and third groups are shielded from light. Each pixel cell of the second group is configured to output a black reference signal for determining a black level of the array. Each pixel cell of the third group has at least one first transistor coupled to the photo-conversion device, and each transistor coupled to the photo-conversion device has a gate coupled to a power supply voltage.
|
1. A guard pixel cell comprising:
a photo-conversion device;
a first transistor connected to the photo-conversion device, the first transistor having a gate coupled to a power supply voltage;
a second transistor having a gate coupled to the photo-conversion device, a first source/drain region coupled to the power supply voltage, and a second source/drain region coupled to a third transistor, the third transistor having a source/drain region coupled to a column output line.
5. An image sensor comprising:
an array of pixel cells, the array comprising first, second, and third groups of pixel cells, the first group for receiving light, the second and third groups shielded from light, each pixel cell of the second group configured to output a black reference signal for determining a black level of the array and each pixel cell of the third group comprising a photo-conversion device and at least one first transistor coupled to the photo-conversion device for dissipating charge therefrom, each first transistor coupled to the photo-conversion device having a gate coupled to a power supply voltage.
3. A guard pixel cell comprising:
a photo-conversion device;
a first transistor connected to the photo-conversion device and a floating diffusion region, the first transistor having a gate coupled to a power supply voltage;
a second transistor connected to the floating diffusion region, the second transistor having a gate and a source/drain region coupled to the power supply voltage; and
a third transistor having a gate coupled to the floating diffusion region, a first source/drain region coupled to the power supply voltage, and a second source/drain region coupled to a fourth transistor, the fourth transistor having a source/drain region coupled to a column output line.
23. An image sensor comprising:
an array of pixel cells, the array comprising first, second, and third groups of pixel cells, the first group for receiving light, the second and third groups being shielded from light, at least a portion of the third group being located between the first and second groups, each pixel cell of the second group configured to output a black reference signal for determining a black level of the array, and each pixel cell of the third group comprising:
a photo-conversion device; and
at least one first transistor connected to the photo-conversion device for dissipating charge therefrom, each transistor connected to the photo-conversion device having a gate coupled to a power supply voltage.
25. A processor system, the system comprising:
(i) a processor; and
(ii) an image sensor coupled to the processor, the image sensor comprising:
an array of pixel cells, each pixel cell comprising a photo-conversion device, the array comprising first second and third groups of pixel cells, the first group for receiving light, the second and third groups shielded from light, each pixel cell of the second group configured to output a black reference signal for determining a black level of the array and each pixel cell of the third group comprising at least one first transistor coupled to the photo-conversion device for dissipating charge therefrom, each transistor coupled to the photo-conversion device having a gate coupled to a power supply voltage.
24. An image sensor comprising:
an array of pixel cells, the array comprising first, second, third and fourth groups of pixel cells, the first group for receiving light, the second, third, and fourth groups being shielded from light, at least a portion of each of the third and fourth groups being located between the first and second groups, each pixel cell of the second group configured to output a black reference signal for determining a black level of the array, each pixel cell of the third group configured such that, during operation, an output from the third group is discarded, and each pixel cell of the fourth group comprising a photo-conversion device and configured to drain charge collected in the photo-conversion device out of the fourth group pixel cell.
26. A method of operating an image sensor having an array of pixel cells, the method comprising the acts of:
collecting charge in response to light within a first group of pixel cells;
preventing light from reaching photo-conversion devices within at least second and third groups of pixel cells;
isolating the second group from the first group using the third group, at least a portion of the third group being located between the first and second groups; the act of isolating comprising operating at least a portion of the third group by:
collecting charge in the photo-conversion devices;
continuously operating a gate of each transistor coupled to the photo-conversion devices, each transistor coupled to the photo-conversion devices being a first transistor;
draining the charge from the photo-conversion devices; and
determining a black level for the array based on the output signals of the second group.
2. The pixel cell of
4. The pixel cell of
6. The image sensor of
7. The image sensor of
8. The image sensor of
9. The image sensor of
12. The image sensor of
13. The image sensor of
14. The image sensor of
15. The image sensor of
16. The image sensor of
17. The image sensor of
18. The image sensor of
19. The image sensor of
20. The image sensor of
21. The image sensor of
22. The image sensor of
27. The method of
28. The method of
29. The method of
30. The method of
31. The method of
32. The method of
|
This application is a divisional of U.S. application Ser. No. 10/879,170, filed Jun. 30, 2004 now U.S. Pat. No. 7,920,185, which is incorporated herein by reference in its entirety.
The present invention relates to the field of semiconductor devices, particularly to improved isolation techniques for image sensors.
An image sensor generally includes an array of pixel cells. Each pixel cell includes a photo-conversion device for converting light incident on the array into electrical signals. An image sensor also typically includes peripheral circuitry for controlling devices of the array and for converting the electrical signals into a digital image.
The black region 13 is similar to the active array region 12, except that light is prevented from reaching the photo-conversion devices of the black pixel cells 20′ by, for example, a metal layer, a black color filter array, or any opaque material (not shown). Signals from black pixel cells 20′ can be used to determine the black level for the array 11, which is used to adjust the resulting image produced by the image sensor 10.
The pixel cells 20 illustrated in
Each pixel cell 20 also includes a transfer transistor 27, which receives a transfer control signal TX at its gate 27a. The transfer transistor 27 is connected to the photodiode 21 and a floating diffusion region 25. During operation, the TX signal operates the transfer transistor 27 to transfer charge from the photodiode charge accumulation region 22 to the floating diffusion region 25.
The pixel cell 20 further includes a reset transistor 28, which receives a reset control signal RST at its gate 28a. The reset transistor 28 is connected to the floating diffusion region 25 and includes a source/drain region 60 coupled to a voltage supply, Vaa-pix, through a contact 23. In response to the RST signal the reset transistor 28 operates to reset the diffusion region 25 to a predetermined charge level, Vaa-pix.
A source follower transistor 29 has a gate 29a coupled to the floating diffusion region 25 through a contact 23 that receives and amplifies a charge level from the diffusion region 25. The source follower transistor 29 also includes a first source/drain region 60 coupled to the power supply voltage, Vaa-pix, and a second source/drain region 60 connected to a row select transistor 26. The row select transistor 26 receives a row select control signal ROW_SEL at its gate 26a. In response to the ROW_SEL signal, the row select transistor 26 couples the pixel cell 20 to a column line 22, which is coupled to a source/drain region 60 of the row select transistor 26. When the row select gate 26a is operated, an output voltage is output from the pixel cell 20 through the column line 22.
Referring again to
In order to obtain a high quality image, it is important to obtain an accurate black level for the array 11. One problem encountered in the conventional image sensor 10 is interference from the active array region 12 with the black region 13. When very bright light is incident on active array pixel cells 20 adjacent to the black region 13, blooming can occur and excess charge from the active array pixel cells 20 can travel to and interfere with black pixel cells 20′ in the adjacent black region 13. Additionally, excess charge from adjacent circuitry, e.g., peripheral circuitry 15, can travel to and interfere with pixel cells 20′ in the adjacent black region 13. This can cause inaccurate black levels and distortion of the resultant image.
One solution to the above noted problem is to provide buffer pixel cells 20″ within the black region 13 and adjacent the black pixel cells 20′, as shown in
Accordingly, it would be advantageous to have an improved image sensor with reduced interference between active and black pixel cells.
Exemplary embodiments of the invention include an image sensor having an array of pixel cells, each including a photo-conversion device. The array has first, second, and third groups of pixel cells. The first group of pixel cells receives light and the second and third groups are shielded from light. Each pixel cell of the second group is configured to output a black reference signal for determining a black level of the array. Each pixel cell of the third group has at least one first transistor coupled to the photo-conversion device, and each transistor coupled to the photo-conversion device has a gate coupled to a power supply voltage.
The foregoing and other advantages and features of the invention will become more apparent from the detailed description of exemplary embodiments provided below with reference to the accompanying drawings in which:
In the following detailed description, reference is made to the accompanying drawings, which form a part hereof and illustrate specific embodiments in which the invention may be practiced. In the drawings, like reference numerals describe substantially similar components throughout the several views. These embodiments are described in sufficient detail to enable those skilled in the art to practice the invention, and it is to be understood that other embodiments may be utilized, and that structural, logical and electrical changes may be made without departing from the spirit and scope of the present invention.
The terms “wafer” and “substrate” are to be understood as including silicon, silicon-on-insulator (SOI), or silicon-on-sapphire (SOS) technology, doped and undoped semiconductors, epitaxial layers of silicon supported by a base semiconductor foundation, and other semiconductor structures. Furthermore, when reference is made to a “wafer” or “substrate” in the following description, previous process steps may have been utilized to form regions or junctions in the base semiconductor structure or foundation. In addition, the semiconductor need not be silicon-based, but could be based on silicon-germanium, germanium, or gallium-arsenide.
The term “pixel” or “pixel cell” refers to a picture element unit cell containing a photo-conversion device for converting electromagnetic radiation to an electrical signal.
Referring to the drawings,
There is also peripheral circuitry 15 adjacent to the array 311. As shown in
As shown in
Although
As shown in
As shown in
Although
The guard column pixel cell 355 is similar to the guard row pixel cell 353, except that in the guard column pixel cell 355 the gate of the row select transistor 26 is not coupled to a ground potential. Additionally, connections (e.g., metal lines) are provided over the guard column pixel cells 355 to supply TX and RST signals to the active array pixel cells 20, black pixel cells 20′, and buffer pixel cells, 20″ located in the same row as the guard column pixel cell 355. Accordingly, as shown in
Excess charge (e.g., blooming charge from the active array pixel cells 20) is collected in the photo-conversion devices 21 of the guard pixel cells 353, 355. Since the gates 27a, 28a of the transfer and reset transistors 27, 28 are coupled to the Vaa-pix rail 303, the gates are held open. That is, the gates 27a, 28a are continuously operated. Therefore, charge in the photodiode 21 and the floating diffusion region 25 is drained from the pixel cells 353, 355 through the Vaa-pix rail 303. In this manner, the guard pixel cells 353, 355 serve to isolate the black pixel cells 20′ from interference, particularly from interference from the active array pixel cells 20. Further, the connection to the Vaa-pix rail 303 creates a gradient in the electric field of the photodiode 21 and floating diffusion region 25 with respect to the substrate (not shown), which is biased at a ground potential. The electrical gradient promotes the collection of negative photon-generated charge (e.g., blooming charge from adjacent pixel cells 20) in the photodiode 21 and the floating diffusion region 25, where it is removed via the Vaa-pix rail 303.
The guard pixel cells 353, 355 can be formed similarly to the other pixel cells 20, 20′, 20″ of the array, except that the guard pixel cells 353, 355 are formed having the connections described above with reference to
Although the image sensor 300 is shown including black region 313 having pixel cells 20′, 20″, 353 arranged in rows and black region 315 having pixel cells 20′, 20″, 355 arranged in columns, embodiments of the invention include an image sensor 300 having additional or fewer black regions 313, 315. For example, the image sensor 300 can include only one of the first or second black regions 313, 315, if desired.
According to another exemplary embodiment of the invention, the image sensor 300 can include active array pixel cells having configurations other than a 4T configuration. For example, the image sensor can include active array pixel cells 30 having a three-transistor (3T) configuration, as shown in
The 3T guard row pixel cells 753 are similar to the 4T guard row pixel cells 353, except that the 3T guard row pixel cells 753 lack a transfer transistor 27. Accordingly, as shown in
Likewise, 3T guard column pixel cells 755 are similar to the 4T guard column pixel cells 355, except that the 3T guard column pixel cells 755 lack a transfer transistor 27. Accordingly, as shown in
It should be noted that the configuration of the pixel cells 20, 30, 20′, 20″, 353, 355, 753, 755 is only exemplary and that various changes may be made as are known in the art and pixel cells of the image sensor 300 may have other configurations. For example, although the invention is described in connection with four-transistor (4T) guard pixel cells 353, 355 and three-transistor (3T) guard pixel cells 753, 755, the invention may also be incorporated into other pixel circuits having different numbers of transistors. Without being limiting, such a circuit may include five-transistor (5T) pixel cell, six-transistor (6T), and seven-transistor (7T) guard pixel cells. The 5T, 6T, and 7T guard pixel cells would differ from the 4T pixel cell by the addition of one, two, or three transistors, respectively, such as a shutter transistor, a CMOS photogate transistor, and an anti-blooming transistor.
In each case, the gates of the transistor(s) connected to the photo-conversion device and the floating diffusion region would be coupled to a power supply voltage (e.g., Vaa-pix) such that charge from the photo-conversion device and the floating diffusion region is drained from the guard pixel cells through the connection to the power supply voltage. For example, when a guard pixel cell 353, 355 further includes an anti-blooming transistor (not shown) connected to the photodiode 21, the gate of the anti-blooming transistor would be coupled to Vaa-pix.
Also, while the above embodiments are described in connection with p-n-p-type photodiodes the invention is not limited to these embodiments. The invention also has applicability to other types of photo-conversion devices, such as a photodiode formed from n-p or n-p-n regions in a substrate, a photogate, or a photoconductor. If an n-p-n-type photodiode is formed the conductivity types of all structures would change accordingly.
The processor-based system 800, for example a camera system, generally comprises a central processing unit (CPU) 860, such as a microprocessor, that communicates with an input/output (I/O) device 861 over a bus 863. Image sensor 300 also communicates with the CPU 860 over bus 863. The processor-based system 800 also includes random access memory (RAM) 862, and can include removable memory 864, such as flash memory, which also communicate with CPU 860 over the bus 863. Image sensor 300 may be combined with a processor, such as a CPU, digital signal processor, or microprocessor, with or without memory storage on a single integrated circuit or on a different chip than the processor.
It is again noted that the above description and drawings are exemplary and illustrate preferred embodiments that achieve the objects, features and advantages of the present invention. It is not intended that the present invention be limited to the illustrated embodiments. Any modification of the present invention which comes within the spirit and scope of the following claims should be considered part of the present invention.
Patent | Priority | Assignee | Title |
9224782, | Apr 19 2013 | DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT | Imaging systems with reference pixels for image flare mitigation |
Patent | Priority | Assignee | Title |
3786264, | |||
3959646, | Nov 28 1973 | Thomson-CSF | Avalanche photo-diodes |
4227098, | Feb 21 1979 | HARRIS SEMICONDUCTOR PATENTS, INC , A CORP OF DE | Solid state relay |
4910599, | Mar 20 1987 | Canon Kabushiki Kaisha | Imaging apparatus having electronic zooming with high and low speed readout |
5013904, | Nov 05 1987 | Nissan Motor Co., Ltd.; NISSAN MOTOR CO , LTD , 2 TAKARA-CHO, KANAGAWA-KU, YOKOGAMA-SHI, KANAGAWA-KEN, JAPAN | Integrated photodetector with hysteresis |
5200639, | May 31 1990 | Canon Kabushiki Kaisha | Semiconductor device with isolating groove containing single crystalline aluminum wiring |
5214272, | Aug 02 1990 | Canon Kabushiki Kaisha | Photoelectric converting apparatus |
5553616, | Nov 30 1993 | Florida Institute of Technology | Determination of concentrations of biological substances using raman spectroscopy and artificial neural network discriminator |
5838469, | Dec 26 1996 | THE CHASE MANHATTAN BANK, AS COLLATERAL AGENT | Apparatus and method for processing data stored in page-wise memory |
6198087, | May 03 1999 | ITERIS, INC | CMOS imager with light shield |
6297070, | Dec 20 1996 | OmniVision Technologies, Inc | Active pixel sensor integrated with a pinned photodiode |
6344877, | Jun 12 1997 | IBM Corporation | Image sensor with dummy pixel or dummy pixel array |
6355965, | Mar 29 2000 | OmniVision Technologies, Inc | On-chip fixed pattern noise canceling logarithmic response imager sensor |
6365926, | Sep 20 2000 | OmniVision Technologies, Inc | CMOS active pixel with scavenging diode |
6465859, | Apr 26 2001 | SOCIONEXT INC | CMOS-type solid state imaging device that prevents charge inflow into optical black |
6525769, | Dec 30 1998 | Intel Corporation | Method and apparatus to compensate for dark current in an imaging device |
6611037, | Aug 28 2000 | Aptina Imaging Corporation | Multi-trench region for accumulation of photo-generated charge in a CMOS imager |
6653617, | Jul 03 2000 | Canon Kabushiki Kaisha | Photoelectric conversion device |
6707495, | Dec 12 1996 | Sony Corporation | Solid-state imaging device and a method of reading a signal charge in a solid-state imaging device which can reduce smear and can provide an excellent image characteristic |
6721005, | Dec 03 1998 | Sony Corporation | Solid state image sensor having different structures for effective pixel area and optical black area |
6723994, | Dec 24 1999 | Hamamatsu Photonics K.K. | Semiconductor energy detector |
6724022, | May 31 1999 | Sony Corporation | Solid-state imaging device |
6760073, | Sep 18 1998 | NEC Electronics Corporation | Solid-state image sensor |
6818930, | Nov 12 2002 | Aptina Imaging Corporation | Gated isolation structure for imagers |
6903768, | Jul 09 1998 | Kabushiki Kaisha Toshiba | Solid state image sensor device free of influence on optical black level by signal potential change of optical black pixels |
7002231, | Feb 02 2004 | Aptina Imaging Corporation | Barrier regions for image sensors |
7015448, | Aug 22 2002 | Aptina Imaging Corporation | Dark current reduction circuitry for CMOS active pixel sensors |
7053458, | Apr 30 2002 | RE SECURED NETWORKS LLC | Suppressing radiation charges from reaching dark signal sensor |
7078751, | Jul 02 2002 | Sharp Kabushiki Kaisha | Solid-state imaging device |
7172922, | Aug 19 2002 | ALIDOUBLE INC | CMOS image sensor array with black pixel using negative-tone resist support layer |
7317480, | Oct 30 2000 | Aptina Imaging Corporation | Imaging apparatus providing black level compensation of a successive approximation A/D converter |
7349018, | Jun 08 2001 | ASULAB S A | CMOS image sensor and method for operating a CMOS image sensor in a weak inversion mode with increased dynamic range |
7623164, | Oct 31 2002 | Canon Kabushiki Kaisha | Image sensing apparatus and method for accurate dark current recovery of an image signal |
7701493, | Feb 28 2005 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Imager row-wise noise correction |
7760258, | Mar 07 2007 | SAMSUNG ELECTRONICS CO , LTD | Apparatus and method for stabilizing image sensor black level |
7920185, | Jun 30 2004 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Shielding black reference pixels in image sensors |
20010043274, | |||
20020048837, | |||
20030201518, | |||
20040000681, | |||
20040094784, | |||
20040173799, | |||
20040251481, | |||
20040263641, | |||
20050248673, | |||
20060022231, | |||
20060049432, | |||
20060261251, | |||
20060284222, | |||
20070063301, | |||
JP2203966, | |||
JP4091472, | |||
JP5129572, | |||
JP5244513, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Mar 07 2011 | Micron Technology, Inc. | (assignment on the face of the patent) | / | |||
Apr 26 2016 | Micron Technology, Inc | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001 ASSIGNOR S HEREBY CONFIRMS THE SECURITY INTEREST | 043079 | /0001 | |
Apr 26 2016 | Micron Technology, Inc | MORGAN STANLEY SENIOR FUNDING, INC , AS COLLATERAL AGENT | PATENT SECURITY AGREEMENT | 038954 | /0001 | |
Apr 26 2016 | Micron Technology, Inc | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | SECURITY INTEREST SEE DOCUMENT FOR DETAILS | 038669 | /0001 | |
Jun 29 2018 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Micron Technology, Inc | RELEASE BY SECURED PARTY SEE DOCUMENT FOR DETAILS | 047243 | /0001 | |
Jul 03 2018 | MICRON SEMICONDUCTOR PRODUCTS, INC | JPMORGAN CHASE BANK, N A , AS COLLATERAL AGENT | SECURITY INTEREST SEE DOCUMENT FOR DETAILS | 047540 | /0001 | |
Jul 03 2018 | Micron Technology, Inc | JPMORGAN CHASE BANK, N A , AS COLLATERAL AGENT | SECURITY INTEREST SEE DOCUMENT FOR DETAILS | 047540 | /0001 | |
Jul 31 2019 | JPMORGAN CHASE BANK, N A , AS COLLATERAL AGENT | MICRON SEMICONDUCTOR PRODUCTS, INC | RELEASE BY SECURED PARTY SEE DOCUMENT FOR DETAILS | 051028 | /0001 | |
Jul 31 2019 | JPMORGAN CHASE BANK, N A , AS COLLATERAL AGENT | Micron Technology, Inc | RELEASE BY SECURED PARTY SEE DOCUMENT FOR DETAILS | 051028 | /0001 | |
Jul 31 2019 | MORGAN STANLEY SENIOR FUNDING, INC , AS COLLATERAL AGENT | Micron Technology, Inc | RELEASE BY SECURED PARTY SEE DOCUMENT FOR DETAILS | 050937 | /0001 |
Date | Maintenance Fee Events |
Mar 14 2013 | ASPN: Payor Number Assigned. |
Sep 15 2016 | M1551: Payment of Maintenance Fee, 4th Year, Large Entity. |
Sep 18 2020 | M1552: Payment of Maintenance Fee, 8th Year, Large Entity. |
Sep 17 2024 | M1553: Payment of Maintenance Fee, 12th Year, Large Entity. |
Date | Maintenance Schedule |
Apr 02 2016 | 4 years fee payment window open |
Oct 02 2016 | 6 months grace period start (w surcharge) |
Apr 02 2017 | patent expiry (for year 4) |
Apr 02 2019 | 2 years to revive unintentionally abandoned end. (for year 4) |
Apr 02 2020 | 8 years fee payment window open |
Oct 02 2020 | 6 months grace period start (w surcharge) |
Apr 02 2021 | patent expiry (for year 8) |
Apr 02 2023 | 2 years to revive unintentionally abandoned end. (for year 8) |
Apr 02 2024 | 12 years fee payment window open |
Oct 02 2024 | 6 months grace period start (w surcharge) |
Apr 02 2025 | patent expiry (for year 12) |
Apr 02 2027 | 2 years to revive unintentionally abandoned end. (for year 12) |