The present disclosure provides a method of making a mask. The method includes providing a substrate having a first attenuating layer on the substrate and a first imaging layer on the first attenuating layer; performing a first exposure to the first imaging layer using a first radiation energy in writing mode; performing a first etching to the first attenuating layer; performing a second etching to the substrate; forming a second imaging layer on the first attenuating layer and the substrate; performing a second exposure to the second imaging layer using a light energy and another mask; and performing a third etching to the first attenuating layer after the second exposure.
|
1. A method comprising:
forming a first attenuating layer over a substrate and a first imaging layer over the first attenuating layer;
patterning the first imaging layer;
performing a first etching to pattern the first attenuating layer using the patterned first imaging layer as a mask;
performing a second etching to the substrate;
forming a second imaging layer over the patterned first attenuating layer and the etched substrate;
patterning the second imaging layer; and
after the patterning the second imaging layer, performing a third etching to the patterned first attenuating layer, wherein the patterned first attenuating layer is patterned via the third etching such that a portion of the patterned first attenuating layer substantially covers a frame region to achieve a black out.
9. A method comprising:
forming a first attenuating layer over a substrate, a second attenuating layer over the first attenuating layer, and a first imaging layer over the second attenuating layer;
patterning the first imaging layer;
after the patterning of the first imaging layer, patterning the first attenuating layer and the second attenuating layer using the patterned first imaging layer as a mask, wherein the patterning of the first attenuating layer and the second attenuating layer using the patterned first imaging layer as the mask includes etching the first attenuating layer and the second attenuating layer using the patterned first imaging layer;
forming a second imaging layer on the patterned second attenuating layer and the substrate;
patterning the second imaging layer; and
after the patterning of the second imaging layer, etching the patterned second attenuating layer, wherein the second attenuating layer is patterned a second time such that the second attenuating layer substantially covers a frame region to achieve a black out.
16. A method comprising:
providing a substrate having a first attenuating layer over the substrate and a first imaging layer over the first attenuating layer;
patterning the first imaging layer to expose a first portion of the first attenuating layer, wherein the patterning of the first imaging layer includes performing a first exposure to the first imaging layer and performing a first development process;
performing a first etching to the exposed first portion of the first attenuating layer to expose a portion of the substrate;
forming a second imaging layer over the first attenuating layer and the exposed portion of the substrate;
patterning the second imaging layer to expose a second portion of the first attenuating layer, wherein the patterning of the second imaging layer includes performing a second exposure to the second imaging layer and performing a second development process; and
after the patterning of the second imaging layer, performing a second etching to the exposed second portion of the first attenuating layer, wherein the exposed second portion of the first attenuating layer is patterned via the second etching such that a portion of the patterned first attenuating layer substantially covers a frame region to achieve a black out.
2. The method of
wherein the patterning of the second imaging layer includes performing a second exposure process and a second development process.
3. The method of
4. The method of
5. The method of
6. The method of
7. The method of
8. The method of
10. The method of
wherein the patterning of the second imaging layer includes performing a second exposure process and a second development process to expose portions of the patterned second attenuating layer.
11. The method of
wherein the performing of the second exposure process includes using a second radiation energy to expose the second imaging layer.
12. The method of
13. The method of
14. The method of
15. The method of
wherein the first attenuating layer comprises a material selected from the group consisting of MoSi, iron oxide, inorganic material, Mo, Nb2O5, Ti, Ta, CrN, MoO3, MoN, Cr2O3, TiN, ZrN, TiO2, TaN, Ta2O5, SiO2, NbN, Si3N4, ZrN, Al2O3N, and combinations thereof, and
wherein the second attenuating layer comprises a material selected from the group consisting of Cr, CrN, Mo, Nb2O5, Ti, Ta, CrN, MoO3, MoN, Cr2O3, TiN, ZrN, TiO2, TaN, Ta2O5, SiO2, NbN, Si3N4, ZrN, Al2O3N, and combinations thereof.
17. The method of
18. The method of
19. The method of
20. The method of
|
The present application is a continuation application of U.S. patent application Ser. No. 11/695,186, filed Apr. 2, 2007, now U.S. Pat. No. 8,288,081 issued Oct. 16, 2012, which is hereby incorporated by reference in its entirety.
The present disclosure relates in general to semiconductor manufacturing technology, and more particularly, to a process of making and using photomasks or masks. The present disclosure also relates to a method and system for exposing a phase-shift mask in the semiconductor manufacturing process.
In semiconductor manufacturing technology, phase-shift masks (PSM) have been used to overcome problems associated with light diffraction and to enhance the lithography exposure resolution. Currently, in the process of making a PSM, a user-supplied pattern is produced on the PSM by an electron beam (e-beam) or laser writing lithography process. Typically, the time it takes to make a single mask with one of these types of systems is about 2 hours or longer. In addition, the e-beam or laser writing lithography system itself is very costly. Therefore, a need exists for a method and system that reduces the time and cost it takes to produce a PSM.
Aspects of the present disclosure are best understood from the following detailed description when read with the accompanying figures. It is emphasized that, in accordance with the standard practice in the industry, various features are not drawn to scale. In fact, the dimensions of the various features may be arbitrarily increased or reduced for clarity of discussion.
It is to be understood that the following disclosure provides many different embodiments, or examples, for implementing different features of various embodiments. Specific examples of components and arrangements are described below to simplify the present disclosure. These are, of course, merely examples and are not intended to be limiting. In addition, the present disclosure may repeat reference numerals and/or letters in the various examples. This repetition is for the purpose of simplicity and clarity and does not in itself dictate a relationship between the various embodiments and/or configurations discussed.
The method 100 begins at step 102 by providing a mask (also referred to as a photomask or reticle) 200 having a substrate 210, a first attenuating layer 220, a second attenuating layer 230, and a first imaging layer 240, as illustrated in
The first attenuating layer 220 is disposed on the substrate 210 and is designed to provide a phase shift to a radiation beam employed in a lithography process for semiconductor wafer fabrication. The first attenuating layer 220 may have a thickness such that the radiation beam directed toward and through the first attenuating layer 120 has a phase shift relative to the radiation beam directed through air. The radiation beam may be ultraviolet and/or can be extended to include other radiation beams such as ion beam, x-ray, extreme ultraviolet (EUV), deep ultraviolet (DUV), and other proper radiation energy. In one embodiment, the first attenuating layer 220 provides a phase shift of about 180 degrees. More specifically, the first attenuating layer 220 may have a thickness about λ/[2(n−1)], wherein λ is the wavelength of the radiation beam projected on the mask 100 during a photolithography process for wafer fabrication, and n is refractive index of the first attenuating layer 220 relative to the radiation beam. In another embodiment, the first attenuating layer 220 may provide a phase shift ranging between about 120 degrees and 240 degrees. Specifically, the first attenuating layer 220 may have a thickness ranging between λ/[3x(n−1)] and 2λ/[3x(n−1)] to realize a desired phase shift in the above range. The first attenuating layer 220 may have a transmission less than one (or 100%) and more than zero. In one example, the first attenuating layer 220 may have a transmission higher than about 5%. The first attenuating layer 220 includes MoSi. Alternatively, the first attenuating layer 220 may include a material selected from the group consisting of metal silicide such as MoSi or ToSi2, metal nitride, iron oxide, inorganic material, other materials such as Mo, Nb2O5, Ti, Ta, CrN, MoO3, MoN, Cr2O3, TiN, ZrN, TiO2, TaN, Ta2O5, SiO2, NbN, Si3N4, ZrN, Al2O3N, or combinations thereof. The method of forming the first attenuating layer 220 may include chemical vapor deposition (CVD), physical vapor deposition (PVD), atomic layer deposition (ALD), plating, and/or other suitable processes.
The second attenuating layer 230 is disposed on the first attenuating layer 220. The second attenuating layer 230 is designed as an absorption layer and is opaque to the radiation beam used for lithography processing in semiconductor wafer fabrication. The second attenuating layer 230 has a transmission less than that of the first attenuating layer 220. In one embodiment, the second attenuating layer 230 has a substantially zero transmission. In another embodiment, the second attenuating layer 230 has a transmission less than about 30%. The second attenuating layer 130 may utilize a material different from that of the first attenuating layer 120. In one embodiment, the second attenuating layer 230 includes chromium. Alternatively, the second attenuating layer 230 may include a material selected from the group consisting of Cr, CrN, Mo, Nb2O5, Ti, Ta, CrN, MoO3, MoN, Cr2O3, TiN, ZrN, TiO2, TaN, Ta2O5, SiO2, NbN, Si3N4, ZrN, Al2O3N, or a combination thereof. The method of forming the second attenuating layer 230 may include CVD, PVD, plating, and/or other suitable processes.
The first imaging layer 240 is formed on the second attenuating layer 230. The imaging layer 240 is sensitive to a radiation energy employed in the first exposure described below. For example, the first imaging layer is a resist that is sensitive to an e-beam. The first imaging layer 240 can be formed by a spin-on coating method. The first imaging layer 240 may be further soft baked.
The method 100 proceeds to step 104 to perform a first exposure applied to the first resist layer 240. The first exposure to the resist layer 240 utilizes a radiation beam such as electronic beam (e-beam) to expose the resist layer 240 in a writing mode. The first exposure may utilize an e-beam writer 500 as illustrate in
After the first exposure, other lithography processes may be applied to the imaging layer 240 to form various openings such as openings 240a and 240b, designed according to a predefined structure to be imaged onto a semiconductor wafer or other integrated circuit substrate. The second attenuating layer 230 is exposed within the openings 240a and 240b of the imaging layer 240, as illustrated in
Referring to
Referring to
Referring to
After the second exposure, other lithography processes may be applied to the resist layer 250 for patterning thereof to form various openings such as an openings 250a, designed according to a predefined structure to be imaged onto a semiconductor wafer or other integrated circuit substrate. The second attenuating layer 230 and the transparent substrate 210 are exposed within the openings 250a of the resist layer 250. The other lithography processes applied to the resist layer 250 may include post-exposure baking, developing resist, and hard baking.
Referring to
Referring now to
The method 300 begins at step 302 by providing a mask 400 having a substrate 410, an attenuating layer 430, and a first imaging layer 440, as illustrated in
The attenuating layer 430 is disposed on the substrate 410. The attenuating layer 430 is designed as an absorption layer and is opaque to the radiation beam used for lithography processing in semiconductor manufacturing. The attenuating layer 430 may be substantially similar to the second attenuating layer 230 of
The first imaging layer 440 is formed on the substrate 410 for the first exposure and patterning described below. The first imaging layer 440 is substantially similar to that of the imaging layer 240 of
The method 300 proceeds to step 304 to perform a first exposure applied to the first imaging layer 440. The first exposure to the imaging layer 440 is substantially similar to the first exposure of the method 100 and utilizes a radiation beam such as electronic beam (e-beam) or laser beam to expose the imaging layer 440 in a writing mode. The first exposure may utilize the e-beam writer 500 of
Referring to
Referring to
Referring to
Referring to
The processes making a phase shift mask, are described in embodiments for making various phase shift masks including attenuating phase shift mask and chromeless phase shift mask. Other masks may be formed by the disclosed method utilizing the first exposure in writing mode with e-beam or laser beam to pattern critical features in a first layer and utilizing the second exposure in scanning mode with UV and a mask to pattern non-critical features in a second layer. The disclosed method may have variations without departure from the spirit and the scope of the present disclosure. For example, the phase shift mask 200 may be extended to include more then two attenuating layers to realize multiple phase-shift assistant features. In further embodiment, each attenuating layer may include more than one film for optimized manufacturing and performance. The masks 200 and/or 400 may not only be used to fabricate a semiconductor wafer, but may be alternatively used to pattern other substrates such as a glass substrate used to form a thin film transistor liquid crystal display (TFT-LCD) substrate. The phase shift structures formed in the IC region such as attenuating phase shift mask 200 and chromeless phase shift mask 400 may include not only IC features but also various optical proximity correction (OPC) features to enhance the lithography patterning resolution when using the above phase shift masks for IC fabrication. For example, assistant features such as scattering bars may be added and formed on the mask with IC features in phase shift. The above methods for fabricating a phase shift mask may be implemented in different sequence. In one embodiment for making the mask 200, the second attenuating layer is patterned utilizing an exposure in scanning mode and then the first attenuating layer is patterned thereafter utilizing another exposure in writing mode. In another embodiment for making the mask 400, the attenuating layer is patterned utilizing an exposure in scanning mode and then the transparent substrate is patterned thereafter utilizing another exposure in writing mode. In another embodiment for making the mask 200, after the first exposure applied to the first imaging layer, the second attenuating layer is etched. Then the imaging layer is removed. Thereafter the first attenuating layer is etched using the second attenuating layer as a hard mask. To implement the first exposure and second exposure described above, the e-beam system 500 and the exposure system 600 may be integrated for both mechanisms and functions such that the first and second exposures can be all implemented therein for mask manufacturing efficiency and quality. In another embodiment, the e-beam system 500 may be alternatively replaced by a laser writer.
Thus the present disclosure provides a method of making a mask. The method includes providing a substrate having a first attenuating layer on the substrate and a first imaging layer on the first attenuating layer; performing a first exposure to the first imaging layer using a first radiation energy in writing mode; performing a first etching to the first attenuating layer; performing a second etching to the substrate; forming a second imaging layer on the first attenuating layer and the substrate; performing a second exposure to the second imaging layer using a light energy and another mask; and performing a third etching to the first attenuating layer after the second exposure.
As one example of the method, the substrate may include a transparent substrate and a second attenuating layer disposed on the transparent substrate. The second etching includes etching the second attenuating layer to form phase shift features. The first attenuating layer includes MoSi and the second attenuating layer include chrome. In another example of the method, the substrate includes a transparent material layer and the first attenuating layer includes chrome adjacent to the transparent material layer. The second etching includes etching the transparent material layer to form phase shift features. In one example, the first radiation energy includes an electronic beam (e-beam). In another example, the first radiation energy includes an ultra-violet (UV) beam from a light source.
The present disclosure also provides another embodiment of a method for masking phase shift mask. The method includes providing a mask blank having a transparent substrate; a first attenuating layer on the transparent substrate; a second attenuating layer on the first attenuating layer; and a first imaging layer on the second attenuating layer. The method also includes performing a first exposure to the first imaging layer using a first radiation energy in writing mode; thereafter performing a first etching to the first attenuating layer and the second attenuating layer; forming a second imaging layer on the first attenuating layer and the transparent substrate; performing a second exposure to the second imaging layer using a second radiation energy in scanning mode; and thereafter performing a second etching to the first attenuating layer.
In this method, the first radiation energy may include an e-beam. The second radiation energy may include ultraviolet light. The second exposure may include utilizing another mask. The method may further include removing the first imaging layer after the first etching. The method may further include removing the second imaging layer after the second etching. In this method, the first attenuating layer may include MoSi. The second attenuating layer may include Cr. Alternatively, the first attenuating layer may include a material selected from the group consisting of MoSi, ToSi2, iron oxide, inorganic material, Mo, Nb2O5, Ti, Ta, CrN, MoO3, MoN, Cr2O3, TiN, ZrN, TiO2, TaN, Ta2O5, SiO2, NbN, Si3N4, ZrN, Al2O3N, and combinations thereof. The second attenuating layer may include a material selected from the group consisting of Cr, CrN, Mo, Nb2O5, Ti, Ta, CrN, MoO3, MoN, Cr2O3, TiN, ZrN, TiO2, TaN, Ta2O5, SiO2, NbN, Si3N4, ZrN, Al2O3N, and combinations thereof.
The present disclosure also provides another embodiment of a method for making a phase shift mask. The method includes providing a substrate having a phase shift layer on the substrate, and an attenuating layer on the phase shift layer; performing a first exposure of the phase shift layer and the attenuating layer using an electronic beam (e-beam); performing a first etching to the phase shift layer and the attenuating layer to define a device pattern; performing a second exposure of the attenuating layer using a light source and a mask; and performing a second etching to the attenuating layer. In this method, the attenuating layer may include Cr. The phase shift layer may include MoSi.
Although embodiments of the present disclosure have been described in detail, those skilled in the art should understand that they may make various changes, substitutions and alterations herein without departing from the spirit and scope of the present disclosure. Accordingly, all such changes, substitutions and alterations are intended to be included within the scope of the present disclosure as defined in the following claims. In the claims, means-plus-function clauses are intended to cover the structures described herein as performing the recited function and not only structural equivalents, but also equivalent structures.
Chen, Chih-Ming, Tseng, Ya-Ping, Ho, Ming-Tao
Patent | Priority | Assignee | Title |
Patent | Priority | Assignee | Title |
5783337, | May 15 1997 | Taiwan Semiconductor Manufacturing Company, Ltd. | Process to fabricate a double layer attenuated phase shift mask (APSM) with chrome border |
6724968, | Dec 02 1999 | Gemfire Corporation | Photodefinition of optical devices |
6821689, | Sep 16 2002 | SYNOPSYS MERGER HOLDINGS, LLC | Using second exposure to assist a PSM exposure in printing a tight space adjacent to large feature |
6835504, | May 13 2002 | Macronix International Co., Ltd. | Photomask with illumination control over patterns having varying structural densities |
6861180, | Sep 10 2002 | Taiwan Semiconductor Manufacturing Co., Ltd | Contact printing as second exposure of double exposure attenuated phase shift mask process |
6861182, | Oct 17 2002 | Taiwan Semiconductor Manufacturing Co., Ltd | Tri-tone attenuated phase shift trim mask for double exposure alternating phase shift mask process |
7312004, | Mar 18 2004 | Photronics, Inc. | Embedded attenuated phase shift mask with tunable transmission |
8288081, | Apr 02 2007 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method and system for exposure of a phase shift mask |
20070015089, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Mar 28 2007 | CHEN, CHIH-MING | Taiwan Semiconductor Manufacturing Company, Ltd | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 029160 | /0701 | |
Mar 28 2007 | TSENG, YA-PING | Taiwan Semiconductor Manufacturing Company, Ltd | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 029160 | /0701 | |
Mar 28 2007 | HO, MING-TAO | Taiwan Semiconductor Manufacturing Company, Ltd | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 029160 | /0701 | |
Oct 15 2012 | Taiwan Semiconductor Manufacturing Company, Ltd. | (assignment on the face of the patent) | / |
Date | Maintenance Fee Events |
Apr 06 2017 | M1551: Payment of Maintenance Fee, 4th Year, Large Entity. |
Jun 14 2021 | REM: Maintenance Fee Reminder Mailed. |
Nov 29 2021 | EXP: Patent Expired for Failure to Pay Maintenance Fees. |
Date | Maintenance Schedule |
Oct 22 2016 | 4 years fee payment window open |
Apr 22 2017 | 6 months grace period start (w surcharge) |
Oct 22 2017 | patent expiry (for year 4) |
Oct 22 2019 | 2 years to revive unintentionally abandoned end. (for year 4) |
Oct 22 2020 | 8 years fee payment window open |
Apr 22 2021 | 6 months grace period start (w surcharge) |
Oct 22 2021 | patent expiry (for year 8) |
Oct 22 2023 | 2 years to revive unintentionally abandoned end. (for year 8) |
Oct 22 2024 | 12 years fee payment window open |
Apr 22 2025 | 6 months grace period start (w surcharge) |
Oct 22 2025 | patent expiry (for year 12) |
Oct 22 2027 | 2 years to revive unintentionally abandoned end. (for year 12) |