In a symbol mapping method, transmission data is encoded to output information bits and redundancy bits. The information bits and the redundancy bits are mapped to a symbol according to a first mapping scheme at a first transmission, and the information bits and the redundancy bits are mapped to a symbol according to a second mapping scheme at a second transmission.
|
4. A symbol mapping apparatus comprising:
a channel coder that encodes transmission data to output a plurality of information bits and a plurality of redundancy bits; and
a symbol mapper that maps the information bits and the redundancy bits to symbols according to a first mapping scheme at a first transmission, and maps the information bits and the redundancy bits to the symbols according to a second mapping scheme at a second transmission, the second mapping scheme being different from the first mapping scheme,
wherein the information bits are mapped to first bits of the symbols and the redundancy bits are mapped to second bits of the symbols at the first transmission,
wherein the information bits are mapped to the second bits of the symbols and the redundancy bits are mapped to the first bits of the symbols at the second transmission, and
wherein the positional reliability of the first bits is higher than that of the second bits or the positional reliability of the first bits is lower than that of the second bits.
7. A method of mapping transmission data to a symbol in a symbol mapping apparatus, the method comprising:
encoding the transmission data to output a plurality of information bits and a plurality of redundancy bits;
mapping the information bits and the redundancy bits to symbols according to a first mapping scheme at an initial transmission;
transmits a packet including the symbols mapped according to the first mapping scheme;
mapping the information bits and the redundancy bits to the symbols according to a second mapping scheme, the second mapping scheme being different from the first mapping scheme; and
retransmits a packet including the symbols mapped according to the second mapping scheme,
wherein the information bits are mapped to first bits of the symbols and the redundancy bits are mapped to second bits of the symbols at the initial transmission,
wherein the information bits are mapped to the second bits of the symbols and the redundancy bits are mapped to the first bits of the symbols at the retransmission, and
wherein the positional reliability of the first bits is higher than that of the second bits or the positional reliability of the first bits is lower than that of the second bits.
1. A method of mapping transmission data to a symbol in a symbol mapping apparatus, the method comprising:
encoding the transmission data to output a plurality of information bits and a plurality of redundancy bits;
mapping the information bits and the redundancy bits to symbols according to a first mapping scheme at a first transmission; and
mapping the information bits and the redundancy bits to the symbols according to a second mapping scheme at a second transmission, the second mapping scheme being different from the first mapping scheme,
wherein mapping the information bits and the redundancy bits to the symbols according to the first mapping scheme comprises:
mapping the information bits to first bits of the symbols; and
mapping the redundancy bits to second bits of the symbols,
wherein mapping the information bits and the redundancy bits to the symbols according to the second mapping scheme comprises:
mapping the information bits to the second bits of the symbols; and
mapping the redundancy bits to the first bits of the symbols, and
wherein the positional reliability of the first bits is higher than that of the second bits or the positional reliability of the first bits is lower than that of the second bits.
2. The method of
3. The method of
5. The symbol mapping apparatus of
6. The symbol mapping apparatus of
|
The present invention relates to a symbol mapping method and apparatus.
When information bits are encoded by a systematic channel coder, redundancy bits are added to the information bits. An example of the systematic encoder is a convolutional turbo code (CTC).
Quadrature amplitude modulation (QAM) from among the modulation methods converts a plurality of bits of transmission data into phase and amplitude information of a symbol and transmits the same. 16-QAM can transmit 4 bits with a symbol, and 64-QAM can transmit 6 bits with a symbol.
The 16-QAM is a method for dividing the data to be transmitted into 4-bit units, mapping each of the units to one of 16 symbols, modulating them, and transmitting them, and it generally uses the gray mapping for the symbol mapping method. When the 4-bit symbol that is modulated by the gray mapping is received, the bits of the received symbol respectively have different reliability. For example, the reliability of the received bits can be shown as log likelihood ratio (LLR) values.
Since the related art maps the symbol without distinguishing reliability differences, information bits, and redundancy bits, a block error rate (BLER) is high.
In addition, a wireless communication system uses a retransmission scheme to improve the performance. According to retransmission scheme, when a receiver fails to receive a packet correctly, the packet is retransmitted. A hybrid automatic retransmit request (HARQ) scheme is one example of the retransmission scheme. In the retransmission scheme, the reliability of the bits may be an important factor to reduce the BLER of the packet.
The above information disclosed in this Background section is only for enhancement of understanding of the background of the invention and therefore it may contain information that does not form the prior art that is already known in this country to a person of ordinary skill in the art.
Aspects of the present invention provide a symbol mapping method and apparatus for reducing the BLER.
One aspect of the present invention provides a method of mapping transmission data to a symbol in a symbol mapping apparatus. The method includes encoding the transmission data to output a plurality of information bits and a plurality of redundancy bits, mapping the information bits and the redundancy bits to a symbol according to a first mapping scheme at a first transmission, and mapping the information bits and the redundancy bits to a symbol according to a second mapping scheme at a second transmission. The second mapping scheme may be different from the first mapping scheme.
Another aspect of the present invention provides a symbol mapping apparatus including a channel coder and a symbol mapper. The channel coder encodes transmission data to output a plurality of information bits and a plurality of redundancy bits. The symbol mapper maps the information bits and the redundancy bits to a symbol according to a first mapping scheme at a first transmission, and maps the information bits and the redundancy bits to a symbol according to a second mapping scheme at a second transmission. The second mapping scheme may be different from the first mapping scheme.
Yet another aspect of the present invention provides a method of mapping transmission data to a symbol in a symbol mapping apparatus. The method includes encoding the transmission data to output a plurality of information bits and a plurality of redundancy bits, mapping the information bits and the redundancy bits to a symbol according to a first mapping scheme at an initial transmission, transmits a packet including the symbol mapped according to the first mapping scheme, mapping the information bits and the redundancy bits to a symbol according to a second mapping scheme, and retransmits a packet including the symbol mapped according to the second mapping scheme. The second mapping scheme may be different from the first mapping scheme,
In the following detailed description, only certain embodiments of the present invention have been shown and described, simply by way of illustration. As those skilled in the art would realize, the described embodiments may be modified in various different ways, all without departing from the spirit or scope of the present invention. To clarify the present invention, parts that are not related to description are omitted, and the same parts have the same drawing sequences through the entire specification.
In the specification, unless explicitly described to the contrary, the word “comprise” and variations such as “comprises” or “comprising” will be understood to imply the inclusion of stated elements but not the exclusion of any other elements. In addition, the terms “-er” described in the specification mean units for processing at least one function and operation and can be implemented by hardware components or software components and combinations thereof.
The reliability of respective bits in the symbol when modulating the transmission data will now be described with reference to
Referring to
Table 1 shows the average LLR of the first bit (i1) and the average LLR of the second bit (i2) from among the bits mapped as in-phase components of the QAM symbol by gray mapping shown in
TABLE 1
Symbol (i1i2q1q2)
Average of x
LLR of i1
LLR of i2
00q1q2
x0
−4Kx02 = −Λ
−4Kx02 = −Λ
01q1q2
x1
−12Kx02 = −3Λ
4Kx02 = Λ
10q1q2
−x0
4Kx02 = Λ
−4Kx02 = −Λ
11q1q2
−x1
12Kx02 = 3Λ
4Kx02 = Λ
Here, x is a coordinate of the x axis (i.e., horizontal axis) of the received symbol, −x1, −x0, x0, and x1 represent coordinates of four x's in the direction from the left to the right in
In Table 1, it can be known that the average LLR value of the first bit i1 from among the bits mapped as in-phase components is substantially twice the average LLR value of the second bit i2. In a like manner, the average LLR value of the first bit q1 from among the bits mapped as quadrature components is substantially twice the average LLR value of the second bit q2. Therefore, the average LLR value (i.e., reliability) of the respective bits of 16-QAM are variable by their locations.
In the case of 64-QAM, in a like manner of 16-QAM, the average LLR value of a plurality of bits in the QAM symbol may be changeable according to the location.
A symbol mapping method according to an embodiment of the present invention will now be described with reference to
Referring to
Referring to
The receiving side transmits a negative acknowledge (NAK) to the symbol mapping apparatus 300 when the receiving side fails to receive the packet correctly after the initial transmission of the step S430 (S440). In this case, the symbol mapper 320 maps the information bits and the redundancy bits to symbols according to a second mapping scheme that is different from the first mapping scheme (S450), and then, the transmitter 330 retransmits a packet including the symbols to the receiving side (S460). An HARQ scheme may be used as the retransmission scheme.
As such, the second mapping scheme is set to be different from the first mapping scheme such that bits which have been mapped to bits having low reliability at the initial transmission can be mapped to bits having high reliability at the retransmission. As a result, a BLER of the receiving side can be reduced.
Referring to
Referring to
As shown in
As such, the symbol mapper 320 maps the information bits and the redundancy bits to the symbols according to the mapping scheme shown in
In addition, since the symbol mapper 320 uses the mapping scheme shown in
While the 16-QAM having four bits (i1, q1, i2, q2) for each symbol has been described in the embodiment of the present invention, the symbol mapping method according to the embodiment of the present invention may be applicable to other modulation as well as the 16-QAM.
For example, a 22n-QAM has 2n bits (i1, i2, . . . , in, q1, q2, . . . , qn) for each symbol, and the LLR values of the respective bits are different. In this case, as described with reference to
The above-described embodiments can be realized through a program for realizing functions corresponding to the configuration of the embodiments or a recording medium for recording the program in addition to through the above-described apparatus and/or method, which is easily realized by a person skilled in the art.
While this invention has been described in connection with what is presently considered to be practical embodiments, it is to be understood that the invention is not limited to the disclosed embodiments, but, on the contrary, is intended to cover various modifications and equivalent arrangements included within the spirit and scope of the appended claims.
Park, Bum-Soo, Kwak, Byung-Jae, Kim, Jin-Woo, Song, Young Seog, Lee, Seung Joon, Kang, Chung Gu, Yeh, Choongil, Shin, Wooram, Kim, Jihyung, Kwon, DongSeung
Patent | Priority | Assignee | Title |
Patent | Priority | Assignee | Title |
5473621, | Apr 16 1992 | AT&T IPM Corp | Rotationally invariant coding |
5706312, | Oct 11 1994 | THE CHASE MANHATTAN BANK, AS COLLATERAL AGENT | Trellis coded modulation employing lower dimensionality convolutional encoder |
7154961, | Oct 18 2002 | SWIRLATE IP LLC | Constellation rearrangement for ARQ transmit diversity schemes |
7280606, | Oct 29 2001 | Samsung Electronics Co., Ltd.; SAMSUNG ELECTRONICS CO , LTD | Apparatus and method for transmitting/receiving data in a CDMA mobile communication system |
20030072292, | |||
20030110436, | |||
20040081073, | |||
20050193307, | |||
20080056202, | |||
20080260067, | |||
20090028129, | |||
20090086849, | |||
20090300456, | |||
EP1189380, | |||
EP1619801, | |||
KR1020030032381, | |||
KR1020030035028, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Jun 04 2009 | Samsung Electronics Co., Ltd. | (assignment on the face of the patent) | / | |||
Jun 04 2009 | Electronics and Telecommunications Research Institute | (assignment on the face of the patent) | / | |||
Nov 23 2010 | KWAK, BYUNG-JAE | Electronics and Telecommunications Research Institute | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 025416 | /0288 | |
Nov 23 2010 | PARK, BUM-SOO | Electronics and Telecommunications Research Institute | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 025416 | /0288 | |
Nov 23 2010 | PARK, BUM-SOO | SAMSUNG ELECTRONICS CO , LTD | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 025416 | /0288 | |
Nov 23 2010 | KWAK, BYUNG-JAE | SAMSUNG ELECTRONICS CO , LTD | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 025416 | /0288 | |
Nov 24 2010 | SONG, YOUNG SEOG | SAMSUNG ELECTRONICS CO , LTD | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 025416 | /0288 | |
Nov 24 2010 | KIM, JIHYUNG | Electronics and Telecommunications Research Institute | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 025416 | /0288 | |
Nov 24 2010 | LEE, SEUNG JOON | Electronics and Telecommunications Research Institute | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 025416 | /0288 | |
Nov 24 2010 | SONG, YOUNG SEOG | Electronics and Telecommunications Research Institute | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 025416 | /0288 | |
Nov 24 2010 | YEH, CHOONGIL | Electronics and Telecommunications Research Institute | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 025416 | /0288 | |
Nov 24 2010 | KWON, DONGSEUNG | SAMSUNG ELECTRONICS CO , LTD | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 025416 | /0288 | |
Nov 24 2010 | KWON, DONGSEUNG | Electronics and Telecommunications Research Institute | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 025416 | /0288 | |
Nov 24 2010 | YEH, CHOONGIL | SAMSUNG ELECTRONICS CO , LTD | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 025416 | /0288 | |
Nov 24 2010 | SHIN, WOORAM | SAMSUNG ELECTRONICS CO , LTD | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 025416 | /0288 | |
Nov 24 2010 | KIM, JIHYUNG | SAMSUNG ELECTRONICS CO , LTD | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 025416 | /0288 | |
Nov 24 2010 | LEE, SEUNG JOON | SAMSUNG ELECTRONICS CO , LTD | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 025416 | /0288 | |
Nov 24 2010 | SHIN, WOORAM | Electronics and Telecommunications Research Institute | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 025416 | /0288 | |
Dec 01 2010 | KANG, CHUNG GU | Electronics and Telecommunications Research Institute | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 025416 | /0288 | |
Dec 01 2010 | KIM, JIN-WOO | SAMSUNG ELECTRONICS CO , LTD | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 025416 | /0288 | |
Dec 01 2010 | KANG, CHUNG GU | SAMSUNG ELECTRONICS CO , LTD | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 025416 | /0288 | |
Dec 01 2010 | KIM, JIN-WOO | Electronics and Telecommunications Research Institute | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 025416 | /0288 |
Date | Maintenance Fee Events |
Oct 21 2014 | ASPN: Payor Number Assigned. |
Apr 14 2017 | M1551: Payment of Maintenance Fee, 4th Year, Large Entity. |
Mar 10 2021 | M1552: Payment of Maintenance Fee, 8th Year, Large Entity. |
Date | Maintenance Schedule |
Oct 29 2016 | 4 years fee payment window open |
Apr 29 2017 | 6 months grace period start (w surcharge) |
Oct 29 2017 | patent expiry (for year 4) |
Oct 29 2019 | 2 years to revive unintentionally abandoned end. (for year 4) |
Oct 29 2020 | 8 years fee payment window open |
Apr 29 2021 | 6 months grace period start (w surcharge) |
Oct 29 2021 | patent expiry (for year 8) |
Oct 29 2023 | 2 years to revive unintentionally abandoned end. (for year 8) |
Oct 29 2024 | 12 years fee payment window open |
Apr 29 2025 | 6 months grace period start (w surcharge) |
Oct 29 2025 | patent expiry (for year 12) |
Oct 29 2027 | 2 years to revive unintentionally abandoned end. (for year 12) |