The present invention discloses a circuit for generating a dual-mode proportional to absolute temperature (PTAT) current. The circuit includes a voltage stabilizing circuit to provide a voltage reference, and a load current control circuit comprising a first transistor to provide a first load current based on the voltage reference, a second transistor to provide a second load current based on the voltage reference, a first switch to control whether to allow the first load current to flow therethrough in response to different predetermined temperatures, and a second switch to control whether to allow the second load current to flow therethrough in response to the different predetermined temperatures. A resultant current resulting from at least one of the first load current or the second load current has different current magnitudes at the different predetermined temperatures.
|
11. A circuit for generating a current based on a voltage reference, the circuit comprising:
a first transistor to provide a first load current;
a second transistor to provide a second load current;
a first switch to control the first load current, the first switch being responsive to at least one of a first predetermined temperature or a second predetermined temperature; and
a second switch to control the second load current, the second switch being responsive to at least one of the first predetermined temperature or the second predetermined temperature
wherein a resultant current resulting from at least one of the first load current or the second load current has a first current magnitude at the first predetermined temperature and a second current magnitude at the second predetermined temperature.
1. A circuit for generating a current based on a voltage reference, the circuit comprising:
a voltage stabilizing circuit to provide a voltage reference; and
a load current control circuit comprising:
a first transistor to provide a first load current based on the voltage reference;
a second transistor to provide a second load current based on the voltage reference;
a first switch to control whether to allow the first load current to flow therethrough in response to different predetermined temperatures; and
a second switch to control whether to allow the second load current to flow therethrough in response to the different predetermined temperatures,
wherein a resultant current resulting from at least one of the first load current or the second load current has different current magnitudes at the different predetermined temperatures.
2. The circuit of
3. The circuit of
4. The circuit of
5. The circuit of
6. The circuit of
7. The circuit of
8. The circuit of
9. The circuit of
12. The circuit of
13. The circuit of
14. The circuit of
15. The circuit of
16. The circuit of
17. The circuit of
18. The circuit of
19. The circuit of
|
1. Technical Field
The present invention generally relates to a circuit for generating a proportional to absolute temperature (PTAT) current and, more particularly, to a circuit for generating a dual-mode PTAT current based on a voltage reference.
2. Background
Bandgap voltage references are used in a variety of integrated circuits, electronic devices and electronic systems that require a stable voltage reference over a range of temperatures and process variations. For example, many data acquisition systems, voltage regulators and measurement devices utilize bandgap voltage reference circuits to provide a stable voltage reference to serve as a comparison basis for other supply and/or input voltages. Although traditional bandgap voltage reference circuits may generate bandgap voltages exhibiting little variation over a nominal range of operating temperatures, higher-order device characteristics, such as device voltages and currents that vary nonlinearly with temperature, can cause the generated bandgap voltage to vary substantially at temperatures outside the nominal temperature range.
In the traditional design, an oscillator generates a frequency independent of temperature, which means that even the temperature changes, the oscillator generates a constant frequency. If it is required to generate two frequencies at different temperatures, it may be needed to generate two control currents dependent of temperature in order to control an oscillator to generate the frequencies.
Some bandgap voltage reference circuits, in an attempt to address the above-mentioned issue, have been developed. For example, U.S. Pat. No. 7,728,575 disclosed an apparatus including a low temperature correction circuit and a high current correction circuit for higher-order correction of bandgap voltage references. However, the apparatus may be complex and not cost efficient. Moreover, U.S. Pat. No. 6,922,045 disclosed a current driver circuit to generate temperature compensated currents. However, the architecture may still be complex and not flexible.
Embodiments of the present invention may provide a circuit for generating a current based on a voltage reference. The circuit includes a voltage stabilizing circuit to provide a voltage reference, and a load current control circuit comprising a first transistor to provide a first load current based on the voltage reference, a second transistor to provide a second load current based on the voltage reference, a first switch to control whether to allow the first load current to flow therethrough in response to different predetermined temperatures, and a second switch to control whether to allow the second load current to flow therethrough in response to the different predetermined temperatures. A resultant current resulting from at least one of the first load current or the second load current has different current magnitudes at the different predetermined temperatures.
Some embodiments of the present invention may further provide a circuit for generating a current based on a voltage reference. The circuit includes a first transistor to provide a first load current, a second transistor to provide a second load current, a first switch to control the first load current, wherein the first switch is responsive to at least one of a first predetermined temperature or a second predetermined temperature, and a second switch to control the second load current, wherein the second switch is responsive to at least one of the first predetermined temperature or the second predetermined temperature. A resultant current resulting from at least one of the first load current or the second load current has a first current magnitude at the first predetermined temperature and a second current magnitude at the second predetermined temperature.
The voltage stabilizing circuit 31 includes a first metal-oxide-semiconductor (MOS) transistor 301, a second MOS transistor 302, a first semiconductor device 308, a second semiconductor device 309, a resistor 311 and a differential amplifier 310. The first MOS transistor 301 provides a resistance as a load in a feedback path to an input (for example, a non-inverting input) of the differential amplifier 310. Furthermore, the second MOS transistor 302 provides a resistance as a load in another feedback path to another input (for example, an inverting input) of the differential amplifier 310.
The resistor 311 limits a PTAT current IPTAT from the second transistor 302 and has a positive temperature coefficient, which means that the impedance of the resistor 311 increases as the temperature increases, and vice versa.
The first semiconductor device 308 may include a diode as in the present embodiment or a transistor in another embodiment. The first semiconductor device 308 has a negative temperature coefficient, which means that the impedance of the first semiconductor device 308 decreases as the temperature increases, and vice versa. The first semiconductor device 308 provides a voltage VBE1 at the one input of the differential amplifier 310. Similarly, the second semiconductor device 309 also has a negative temperature coefficient and provides, in conjunction with the resistor 311, a voltage VBE2 at the other input of the differential amplifier 310.
Because the resistor 311 has a positive temperature coefficient and the first and second semiconductor devices 308 and 309 have negative temperature coefficients, temperature effects can be alleviated or even cancelled by the resistor 311 and the semiconductor devices 308 and 309. Therefore, an output voltage of the voltage stabilizing circuit 31 may not be affected by temperature variation, which means that the output voltage is temperature independent.
The load current control circuit 32, based on the output voltage at an output of the voltage stabilizing circuit 31, provides a load current Iref as an output load. Furthermore, the load current control circuit 32 includes a first MOS transistor 303, a second MOS transistor 304, a third MOS transistor 305, a fourth MOS transistor 306 and a fifth MOS transistor 307.
The first MOS transistor 303, including a gate terminal (not numbered) coupled with the output of the voltage stabilizing circuit 31, provides a first load current I1 flowing toward the third MOS transistor 305. The second MOS transistor 304, including a gate terminal (not numbered) coupled with the output of the voltage stabilizing circuit 31, provides a second load current I2 flowing toward the fourth MOS transistor 306. The first load current I1 and the second load current I2 together flow through the fifth MOS transistor 307, resulting in the load current Iref.
The third MOS transistor 305 serves as a first switch for the first load current I1 while the fourth MOS transistor 306 serves as a second switch for the second load current I2. A gate terminal C1 of the third MOS transistor 305 is connected to a first temperature sensor 321. The third MOS transistor 305 initially is set at an “on” state. Upon reaching a first predetermined temperature, the first temperature sensor 321 provides a disable signal to the gate terminal C1 to turn off the third MOS transistor 305, disallowing the first load current I1 to flow therethrough.
Moreover, a gate terminal C2 of the fourth MOS transistor 306 is connected to a second temperature sensor 322. The fourth MOS transistor 306 initially is set at an “off” state. Upon reaching the first predetermined temperature, in response to which the third MOS transistor 305 is turned off, the second temperature sensor 322 provides an enable signal to the gate terminal C2 to turn on the fourth MOS transistor 306, allowing the second load current I2 to flow therethrough. Subsequently, upon reaching a second predetermined temperature, which is greater than the first predetermined temperature, the first temperature sensor 321 provides an enable signal to the gate terminal C1 to turn on the third MOS transistor 305, allowing the first load current I1 to flow therethrough.
Although in the present embodiment, two temperature sensors 321 and 322 are provided in the circuit 30, in other embodiments, only a single temperature sensor may be used for temperature detection.
Furthermore, in the present embodiment, two load currents I1 and I2 and the associated two switches 305 and 306 are provided in the circuit 30 to generate the load current Iref, which increases from an initial magnitude (MOS 305 on and MOS 306 off) to a first magnitude (MOS 305 off and MOS 306 on) in response to the first predetermined temperature, and increases from the first magnitude to a second magnitude (MOS 305 on and MOS 306 on) in response to the second predetermined temperature. Accordingly, the load current Iref may enjoy a dual-mode application with the first current magnitude and the second current magnitude.
In other embodiments, however, three or more load currents and associated three or more switches may be provided in a circuit to generate a resultant load current, which has three or more current magnitudes in response to three or more predetermined temperatures. Accordingly, such a circuit may enjoy a triple-mode or multi-mode application.
Although the present invention and its advantages have been described in detail, it should be understood that various changes, substitutions and alterations can be made herein without departing from the spirit and scope of the invention as defined by the appended claims. For example, many of the processes discussed above can be implemented in different methodologies and replaced by other processes, or a combination thereof.
Moreover, the scope of the present application is not intended to be limited to the particular embodiments of the process, machine, manufacture, composition of matter, means, methods and steps described in the specification. As one of ordinary skill in the art will readily appreciate from the disclosure of the present invention, processes, machines, manufacture, compositions of matter, means, methods, or steps, presently existing or later to be developed, that perform substantially the same function or achieve substantially the same result as the corresponding embodiments described herein may be utilized according to the present invention. Accordingly, the appended claims are intended to include within their scope such processes, machines, manufacture, compositions of matter, means, methods, or steps.
Patent | Priority | Assignee | Title |
11762410, | Jun 25 2021 | Semiconductor Components Industries, LLC | Voltage reference with temperature-selective second-order temperature compensation |
9437314, | Aug 27 2014 | Samsung Electronics Co., Ltd. | Precharge control signal generator and semiconductor memory device therewith |
Patent | Priority | Assignee | Title |
4490669, | Sep 21 1981 | Siemens Aktiengesellschaft | Circuit configuration for generating a temperature-independent reference voltage |
4906859, | Nov 30 1987 | NEC Corporation | Power supply circuit with symmetrically tapped auto-transformer |
5013934, | May 08 1989 | National Semiconductor Corporation | Bandgap threshold circuit with hysteresis |
5063342, | Sep 19 1988 | U S PHILIPS CORPORATION A CORP OF DELAWARE | Temperature threshold sensing circuit |
5512815, | May 09 1994 | National Semiconductor Corporation | Current mirror circuit with current-compensated, high impedance output |
5666046, | Aug 24 1995 | TESSERA ADVANCED TECHNOLOGIES, INC | Reference voltage circuit having a substantially zero temperature coefficient |
6894473, | Mar 05 2003 | Infineon Technologies LLC | Fast bandgap reference circuit for use in a low power supply A/D booster |
6922045, | Feb 13 2002 | MOBIX LABS, INC | Current driver and method of precisely controlling output current |
7161340, | Jul 12 2004 | Realtek Semiconductor Corp | Method and apparatus for generating N-order compensated temperature independent reference voltage |
7253597, | Mar 04 2004 | Analog Devices, Inc. | Curvature corrected bandgap reference circuit and method |
7728575, | Dec 18 2008 | Texas Instruments Incorporated | Methods and apparatus for higher-order correction of a bandgap voltage reference |
7775710, | Feb 22 2005 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | DRAM temperature management system |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Apr 27 2012 | TUNG, MING-SHENG | Elite Semiconductor Memory Technology Inc | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 028242 | /0218 | |
May 21 2012 | Elite Semiconductor Memory Technology Inc. | (assignment on the face of the patent) | / |
Date | Maintenance Fee Events |
Mar 03 2017 | M2551: Payment of Maintenance Fee, 4th Yr, Small Entity. |
Apr 07 2021 | M2552: Payment of Maintenance Fee, 8th Yr, Small Entity. |
Date | Maintenance Schedule |
Nov 05 2016 | 4 years fee payment window open |
May 05 2017 | 6 months grace period start (w surcharge) |
Nov 05 2017 | patent expiry (for year 4) |
Nov 05 2019 | 2 years to revive unintentionally abandoned end. (for year 4) |
Nov 05 2020 | 8 years fee payment window open |
May 05 2021 | 6 months grace period start (w surcharge) |
Nov 05 2021 | patent expiry (for year 8) |
Nov 05 2023 | 2 years to revive unintentionally abandoned end. (for year 8) |
Nov 05 2024 | 12 years fee payment window open |
May 05 2025 | 6 months grace period start (w surcharge) |
Nov 05 2025 | patent expiry (for year 12) |
Nov 05 2027 | 2 years to revive unintentionally abandoned end. (for year 12) |