Thermal conductivity in a stacked ic device can be improved by constructing one or more active temperature control devices within the stacked ic device. In one embodiment, the control devices are thermal electric (TE) devices, such as Peltier devices. The TE devices can then be selectively controlled to remove or add heat, as necessary, to maintain the stacked ic device within a defined temperature range. The active temperature control elements can be P-N junctions created in the stacked ic device and can serve to move the heat laterally and/or vertically, as desired.
|
15. A stacked integrated circuit (ic) device comprising:
a tier having an active layer in which active circuits are disposed and a substrate layer on which the active layer is directly disposed;
means for facilitating thermal flow from an area of the stacked ic device, the thermal flow means partially disposed within the substrate layer and partially disposed within the active layer in which the active circuits are disposed.
1. A stacked integrated circuit (ic) device comprising:
a tier having an active layer in which active circuits are disposed and a substrate layer, the active layer directly on the substrate layer; and
a thermal electric (TE) device partially disposed within the substrate layer and partially disposed within the active layer in which the active circuits are disposed, the TE device facilitating thermal flow between an area of said stacked ic device and said TE device.
17. A stacked integrated circuit (ic) device comprising:
at least two bonded tiers, each tier containing an active layer in which circuit elements are disposed and a substrate layer on which the active layer is directly disposed; and
means for facilitating thermal flow partially constructed within at least one of the substrate layers of the tiers and partially constructed within at least one of the active layers, the thermal means being configured for selectively heating/cooling a particular area of one of the tiers.
12. A stacked integrated circuit (ic) device comprising:
at least two bonded tiers, each tier containing an active layer in which circuit elements are disposed and a substrate layer on which the active layer is directly disposed; and
a thermal electric (TE) device partially constructed within at least one of said substrate layers of the tiers and partially constructed within at least one of the active layers, the thermal electric (TE) device being configured for selectively heating/cooling a particular area of one of said tiers.
16. A stacked integrated circuit (ic) device comprising:
first and second tiers, each of the first and second tiers having an active layer in which active circuits are disposed and a substrate layer on which the active layer is directly disposed; and
means for transferring thermal energy to/from a location in at least one of the tiers by selective application of current flow with respect to the transferring means, the transferring means partially constructed in at least one of the substrate layers of the tiers and partially constructed within at least one of the active layers.
7. A stacked integrated circuit (ic) device comprising:
first and second tiers, each of the first and second tiers having an active layer in which active circuits are disposed and a substrate layer on which the active layer is directly disposed; and
at least one P-N junction partially constructed in at least one of said substrate layers of the tiers and partially constructed within at least one of the active layers, said junction operable for thermal energy transfer to/from a location in at least one of said tiers by selective application of current flow with respect to said junction.
2. The stacked ic device of
3. The stacked ic device of
4. The stacked ic device of
an input for receiving selective control signals for enabling said TE device.
6. The stacked ic device of
at least one electrical connection from said TE device to an active element in said stacked ic device so as to allow said TE device to supply power to said active element, said power generated from thermal flow from said area.
8. The device of
9. The device of
an input for receiving selective control signals for enabling said P-N junction.
10. The device of
11. The device of
at least one electrical connection from said P-N junction to an active element in said stacked ic device to allow said P-N junction to supply power to said active element, said power generated from energy provided from said location.
13. The stacked ic device of
an input for receiving current for controlling said TE device.
14. The stacked ic device of
18. The stacked ic device of
20. The stacked ic device of
21. The stacked ic device of
22. The stacked ic device of
23. The stacked ic device of
24. The stacked ic device of
25. The stacked ic device of
|
This disclosure relates to integrated circuits (ICs). More specifically, the disclosure relates to multi-tiered IC devices and even more specifically to systems and methods for active thermal control within the multi-tiered IC devices.
In IC technology there is a need to stack chips together to form multi-tiered (3-D) IC devices (also referred to as multi-layered IC devices or stacked IC devices). One challenge that arises when chips are stacked is that thermal conductivity is reduced. Thus, hot spots could exist with little ability to move the heat away from the heat source. Because of the reduced size of stacked ICs, (substrate thickness going from 100 microns to about 6-50 microns), the power density rises while lateral thermal conductivity is reduced.
One method for increasing lateral thermal conductivity is to increase the substrate thickness. This, in turn, negatively impacts the desired form factor of the stacked IC device and degrades performance.
An additional challenge exists when more than two tiers are stacked. In such situations, the stacked IC device may contain multiple layers of oxide, one between each pair of stacked tiers. Oxide, being a poor thermal conductor, adds to the heat dissipation problem.
There are several approaches for addressing the thermal conductivity issues. One approach positions a heat conducting layer between the tiers. Typically, heat conducting layers are metallic and thus could interfere with inter-layer electrical connections. Another approach uses Through Silicon Vias (TSVs) to move the heat from an inner tier to a surface tier of the stacked IC device and then remove the heat from the surface tier using traditional methods, such as positioning a high thermal conductivity material on the surface tier. Challenges arises with such a solution. For example, it is not always possible to position a TSV at the necessary location because of circuitry layout requirements in the various tiers.
Another approach is to circulate cooling material through the stacked IC device to cool the hot spots. A cooling circulation solution is costly to manufacture and, because of the moving liquid, requires a pumping mechanism and tight tolerances for liquid channels. Also, because of circuitry layout requirements, it may not be possible to “plumb” the device to channel the cooling material to the necessary location. The plumbing problem could be overcome, to some extent, by forcing cooling liquid through the substrate itself, but this method is not without a further set of problems and costs.
Thermal conductivity in stacked IC devices can be improved by constructing one or more active temperature control devices within the stacked IC device. In one embodiment, the control devices are thermal electric (TE) devices, such as Peltier devices. The TE devices can then be selectively controlled to remove or add heat as necessary to maintain the stacked IC device within a defined temperature range or otherwise bring the stacked IC device to a desired temperature. The active temperature control elements can be P-N junctions created in the stacked IC device and can serve to move the heat laterally and/or vertically as desired.
The foregoing has outlined, rather broadly, the features and technical advantages of the present invention in order that the detailed description of the invention that follows may be better understood. Additional features and advantages of the invention will be described hereinafter which form the subject of the claims of the invention. It should be appreciated by those skilled in the art that the conception and specific embodiment disclosed may be readily utilized as a basis for modifying or designing other structures for carrying out the same purposes of the present invention. It should also be realized by those skilled in the art that such equivalent constructions do not depart from the spirit and scope of the invention as set forth in the appended claims. The novel features, which are believed to be characteristic of the invention, both as to its organization and method of operation, together with further objects and advantages, will be better understood from the following description when considered in connection with the accompanying figures. It is to be expressly understood, however, that each of the figures is provided for the purpose of illustration and description only and is not intended as a definition of the limits of the present invention.
For a more complete understanding of the present invention, reference is now made to the following descriptions taken in conjunction with the accompanying drawings, in which:
For illustrative purposes, location 110 is thermally troubled in this embodiment. That is, location 110 is a “hot spot” that exists, or could exist, from time to time in stacked IC device 10. A hot spot, in this context, means that as stacked IC device 10 is operating, the temperature of the area in and around location 110 can become undesirably higher than other portions of tier 12. Because of the stacking of tier 11 on tier 12 and, preferably, reduced thickness of each tier, the lateral heat spread in tier 12 is reduced. In addition, air gap 111 can be formed between the tiers 11, 12 thereby reducing thermal flow upward from the hot spot.
As discussed above, there are a number of reasons to include cooling functionality or structures within a stacked IC device. But there are also reasons for heating a stacked IC device, or portions thereof. For example, when designing an adaptive voltage scaling circuit, it is desirable for the entire stacked IC device to have a uniform temperature. Thus, if there are some localized areas of a tier in the stacked IC device that “run hot” (i.e., not a hot spot per se, but a localized area that operates at a warmer temperature than other areas in a tier) it might be desirable or necessary to heat the cooler areas of the tier so that the stacked IC device has a relatively constant or uniform temperature. In some situations, initialization of a stacked IC device to a required temperature is desired or important. For example, sensors may need to be hot to operate and a TE could be used to reduce initial heating time.
Additionally, selective heating and/or cooling may be required or desirable in a stacked IC device. For example, selective heating or cooling or a combination thereof may be used to even out the temperature gradients across silicon to alleviate stress caused by temperature differentials in the substrate. Also, selective temperature control can be used to allow the stacked IC device to operate, at least temporarily, in temperature environments that it otherwise would not be designed to operate in.
Control circuit 304 is used to establish the current flow direction through the P-N junction. Control circuit 304 also controls current density. Circuit 304 provides selective current control to TE device 300 via an input, such as input 321. In one embodiment, a TE device 300 operates such that a top side (top not designated with a reference number) heats while the other side, e.g., bottom 303, cools, based upon the current direction.
The thermal energy from hot spot 110 passes up through faces 103 and 102 to device 300. This thermal flow can be facilitated by constructing channels (vias) through the faces if desired. By selecting the proper current density, and current flow direction, device 300 serves to remove heat, thereby cooling the stacked IC device 30. Heat sink, or other heat transfer devices, not shown, may be located on the surface of tier 11 adjacent to TE device 300 to assist TE device 300 in heat removal from stacked IC device 30. Note that the stacked IC device 30 can have TE devices 300 provided in as many different areas as desired with some of the TE devices 300 injecting heat while others remove heat.
Note that while the P-N junction material is shown going all the way through the substrate of tier 11, in another embodiment, the P-N material partially fills the substrate, with the junction being formed near the bottom conductor 303. In this embodiment, the top portion of each via is filled by metallization, creating a contact within the vias.
In some embodiments, the “hot spot” can be co-located in the same layer as the cooling device thereby resulting in lateral heat displacement. In such a situation, a horizontal trench could be constructed in the substrate to laterally transfer the heat within the same substrate. A first portion of the trench would include P-type material and another portion of the trench would include N-type material.
Although the description has shown the P-type material being deposited first and the N-type material subsequently being deposited, the order is not critical. That is, the N-type material could be deposited first if it is more convenient.
It should be pointed out that the temperature differential created by the circuit elements in the substrate can be used to drive a voltage. The voltage thus created can be scavenged, for example, to drive other circuit elements as shown by connection 320,
A Peltier device is a heat pump that requires energy to move heat from one point to another. As the disclosed embodiments have both points within the system, the heat energy is being moved from a point where it is difficult to remove (high thermal resistance) to a location where it is easer to remove so the heat is more uniformly distributed within the system. Thus, the total energy demand of the system is increased if the Peltier device is used to move the heat. Because the TE device can either remove or add heat depending upon current flow direction, a device could be used to selectively heat or cool the stacked IC device (or a portion thereof).
In one embodiment, the Peltier device is an energy scavenger: some of the heat generated by the stacked IC device operation can be recovered. The control system can switch the Peltier device to move heat from point A to point B (forward bias), or point B to point A (reverse bias) or scavenge heat from a temperature difference between points A and B to power the system. The energy balance of this TE system will depend on the efficiency of the Peltier device and the duty cycle of the system. Thus, the Peltier device can recover some energy from the overall system, based upon the temperature gradient within the system. In an embodiment in which more than two tiers exist, stacked Peltier devices can be provided to improve energy scavenging efficiency. For example, a cooling Peltier device could cool one tier, pumping heat to an adjacent tier. The adjacent tier could use the pumped heat to recover additional energy.
Although the present invention and its advantages have been described in detail, it should be understood that various changes, substitutions and alterations can be made herein without departing from the spirit and scope of the invention as defined by the appended claims. Moreover, the scope of the present application is not intended to be limited to the particular embodiments of the process, machine, manufacture, composition of matter, means, methods and steps described in the specification. As one of ordinary skill in the art will readily appreciate from the disclosure of the present invention, processes, machines, manufacture, compositions of matter, means, methods, or steps, presently existing or later to be developed that perform substantially the same function or achieve substantially the same result as the corresponding embodiments described herein may be utilized according to the present invention. Accordingly, the appended claims are intended to include within their scope such processes, machines, manufacture, compositions of matter, means, methods, or steps.
Gu, Shiqun, Toms, Thomas R., Nowak, Matthew
Patent | Priority | Assignee | Title |
10103083, | Aug 22 2016 | GLOBALFOUNDRIES U S INC | Integrated circuits with Peltier cooling provided by back-end wiring |
8879266, | May 24 2012 | Apple Inc.; Apple Inc | Thin multi-layered structures providing rigidity and conductivity |
9559283, | Mar 30 2015 | International Business Machines Corporation | Integrated circuit cooling using embedded peltier micro-vias in substrate |
9773717, | Aug 22 2016 | GLOBALFOUNDRIES U S INC | Integrated circuits with peltier cooling provided by back-end wiring |
9941458, | Mar 30 2015 | International Business Machines Corporation | Integrated circuit cooling using embedded peltier micro-vias in substrate |
Patent | Priority | Assignee | Title |
4983251, | Jun 20 1985 | NXP B V | Method of manufacturing semiconductor devices |
5956569, | Oct 24 1997 | TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD. | Integrated thermoelectric cooler formed on the backside of a substrate |
6711904, | Mar 06 2003 | Texas Instruments Incorporated | Active thermal management of semiconductor devices |
7022553, | Aug 31 1998 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Compact system module with built-in thermoelectric cooling |
7250327, | Jun 30 2004 | Intel Corporation | Silicon die substrate manufacturing process and silicon die substrate with integrated cooling mechanism |
7301233, | Jul 01 2004 | Samsung Electronics Co., Ltd. | Semiconductor chip package with thermoelectric cooler |
7544883, | Nov 12 2004 | GLOBALFOUNDRIES U S INC | Integrated thermoelectric cooling devices and methods for fabricating same |
20040021139, | |||
20050085075, | |||
20060102223, | |||
20060137732, | |||
20060145356, | |||
JP2003017638, | |||
JP2008526035, | |||
JP5226579, | |||
RU2299497, | |||
WO242150, | |||
WO245150, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Apr 24 2008 | GU, SHIQUN | Qualcomm Incorporated | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 021163 | /0780 | |
Apr 24 2008 | NOWAK, MATTHEW | Qualcomm Incorporated | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 021163 | /0780 | |
Jun 05 2008 | TOMS, THOMAS | Qualcomm Incorporated | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 021163 | /0780 | |
Jun 27 2008 | Qualcomm Incorporated | (assignment on the face of the patent) | / |
Date | Maintenance Fee Events |
May 25 2017 | M1551: Payment of Maintenance Fee, 4th Year, Large Entity. |
May 13 2021 | M1552: Payment of Maintenance Fee, 8th Year, Large Entity. |
Date | Maintenance Schedule |
Dec 03 2016 | 4 years fee payment window open |
Jun 03 2017 | 6 months grace period start (w surcharge) |
Dec 03 2017 | patent expiry (for year 4) |
Dec 03 2019 | 2 years to revive unintentionally abandoned end. (for year 4) |
Dec 03 2020 | 8 years fee payment window open |
Jun 03 2021 | 6 months grace period start (w surcharge) |
Dec 03 2021 | patent expiry (for year 8) |
Dec 03 2023 | 2 years to revive unintentionally abandoned end. (for year 8) |
Dec 03 2024 | 12 years fee payment window open |
Jun 03 2025 | 6 months grace period start (w surcharge) |
Dec 03 2025 | patent expiry (for year 12) |
Dec 03 2027 | 2 years to revive unintentionally abandoned end. (for year 12) |