A storage device includes a storage medium having a plurality of tracks of data. reading apparatus for reading a current track of data that has been subject to previous encroachment to an extent from at least one adjacent track of data includes a write head that writes interfering data to the adjacent track of data while intentionally encroaching at least to that extent onto the current track of data, and circuitry that recovers data on the current track of data using the interfering data. A method for reading a current track of data, that has been subject to previous encroachment to an extent from at least one adjacent track of data, includes writing interfering data to the adjacent track of data while intentionally encroaching at least to that extent onto the current track of data, and recovering data on the current track of data using the interfering data.

Patent
   8625228
Priority
Apr 16 2010
Filed
Mar 17 2011
Issued
Jan 07 2014
Expiry
Apr 05 2032
Extension
385 days
Assg.orig
Entity
unknown
0
23
EXPIRED
1. A method for reading a current track of data that has been subject to previous encroachment to a respective extent from at least one adjacent track of data, the method comprising:
buffering data from the at least one adjacent track of data;
after the buffering, intentionally writing interfering data to the at least one adjacent track of data while intentionally encroaching at least to the respective extent onto the current track of data;
recovering data on the current track of data using the interfering data; and
following the recovering data on the current track of data, restoring, to the least one adjacent track of data, the data buffered from the least one adjacent track of data.
8. A storage device comprising:
a storage medium having a plurality of tracks of data thereon; and
reading apparatus for reading a current track of data that has been subject to previous encroachment to a respective extent from at least one adjacent track of data, the reading apparatus comprising:
a read head that reads data from the at least one adjacent track of data;
memory that buffers the data from the at least one adjacent track of data;
a write head that, after the memory buffers the data from the at least one adjacent track of data, intentionally writes interfering data to the at least one adjacent track of data while intentionally encroaching at least to the respective extent onto the current track of data, and
circuitry that recovers data on the current track of data using the interfering data, and that following recovering data on the current track of data, restores, to the least one adjacent track of data, the data buffered from the least one adjacent track of data.
2. The method of claim 1 wherein the interfering data are known interfering data.
3. The method of claim 2 wherein using the known interfering data comprises employing an interfering data cancellation technique that accepts known interfering data as an input.
4. The method of claim 1 further comprising determining extent of the previous encroachment from write head servo data.
5. The method of claim 4 wherein the writing interfering data and recovering data comprises:
intentionally encroaching onto the current track of data by an initial increment,
writing an initial instance of interfering data to the at least one adjacent track of data while intentionally encroaching onto the current track of data by the initial increment,
recovering initial data on the current track of data using the initial instance of interfering data,
checking for errors in the initial data,
in absence of errors in the initial data, outputting the initial data, and
on occurrence of errors in the initial data:
intentionally encroaching onto the current track of data by a further increment,
writing a further instance of interfering data to the at least one adjacent track of data while intentionally encroaching onto the current track of data by the further increment,
recovering further data on the current track of data using the further instance of interfering data,
checking for errors in the further data, and
repeating the intentional encroaching onto the current track of data by a further increment, the writing a further instance, the recovering further data, and the checking for errors in the further data, until there is at most a threshold level of error in the further data, and then outputting the further data.
6. The method of claim 5 further comprising determining the initial increment of intentional encroachment from write head servo data.
7. The method of claim 1 wherein:
the at least one adjacent track of data comprises two adjacent tracks of data;
a first one of the two adjacent tracks of data is on a first side of the current track of data, and a second one of the two adjacent tracks of data is one a second side of the current track of data;
the previous encroachment includes a respective extent of encroachment from each respective one of the first and second ones of the two adjacent tracks; and
the writing interfering data comprises writing interfering data to each respective one of the first and second ones of the two adjacent tracks while intentionally encroaching at least to the respective extent from the first and second ones of the two adjacent tracks onto the current track of data.
9. The storage device of claim 8 wherein the interfering data are known interfering data.
10. The storage device of claim 9 wherein the circuitry that recovers data employs an interfering data cancellation technique that accepts known interfering data as an input.
11. The storage device of claim 8 further comprising a write head servo mechanism that records write head position data during the previous encroachment and uses the write head position data to determining the respective extent of intentional encroachment.
12. The storage device of claim 11 wherein:
the write head encroaches onto the current track of data by an initial increment,
the write head writes an initial instance of interfering data to the at least one adjacent track of data while encroaching onto the current track of data by the initial increment,
the circuitry recovers initial data on the current track of data using the initial instance of interfering data,
the circuitry checks for errors in the initial data,
on occurrence of at most a threshold amount of error in the initial data, the circuitry outputs the initial data, and
on occurrence of errors in the initial data:
the write head intentionally encroaches onto the current track of data by a further increment,
the write head writes a further instance of interfering data to the respective one of the at least one adjacent track of data while intentionally encroaching onto the current track of data by the further increment,
the circuitry recovers further data on the current track of data using the further instance of interfering data,
the circuitry checks for errors in the further data, and
the intentional encroaching by the write head onto the current track of data by a further increment, the writing by the write head of a further instance, the recovering by the circuitry of further data, and the checking by the circuitry for errors in the further data, are repeated until there is at most a threshold amount of error in the further data, and then the circuitry outputs the further data.
13. The storage device of claim 11 wherein the initial increment of intentional encroachment is determined from write head servo data.
14. The storage device of claim 8 the at least one adjacent track of data comprises two adjacent tracks of data;
a first one of the two adjacent tracks of data is on a first side of the current track of data, and a second one of the two adjacent tracks of data is one a second side of the current track of data;
the previous encroachment includes a respective extent of encroachment from each respective one of the first and second ones of the two adjacent tracks; and
the write head writes interfering data to each respective one of the first and second ones of the two adjacent tracks while intentionally encroaching at least to the respective extent from the first and second ones of the two adjacent tracks onto the current track of data.

This claims the benefit of commonly-assigned U.S. Provisional Patent Application No. 61/325,208, filed Apr. 16, 2010, which is hereby incorporated by reference herein in its entirety.

The background description provided herein is for the purpose of generally presenting the context of the disclosure. Work of the inventors hereof, to the extent the work is described in this background section, as well as aspects of the description that may not otherwise qualify as prior art at the time of filing, are neither expressly nor impliedly admitted to be prior art against the present disclosure.

This disclosure relates to a method and system for reading data that has been recorded in an arrangement of tracks on a storage medium and is read by a read head that moves relative to the surface of the storage medium. More particularly, this disclosure relates to compensating for a track squeeze condition resulting from one or more off-track conditions during the writing of an adjacent track or tracks.

In magnetic recording, as one example of a type of recording in which reading and writing are performed by a head that moves relative to the surface of the storage medium, data may be written in circular tracks on a magnetic disk. To write data on a given track, the write head may be centered on that particular track. However, sometimes the write head may deviate from its ideal path and stray “off-track,” with part of the head over the current track (i.e., the track to be written) and part of the head over an adjacent track. This results in a portion of the data that may have been written previously on the adjacent track being overwritten. Later, when what had been the adjacent track is the current track to be read, and what had been the current track is now the adjacent track to the track to be read. At that time, the signal that is read from the now-current track may include inter-track interference (“ITI”) from the now-adjacent track. Moreover, if the track on the other side of the now-current track also had been written after the now-current track was written and also experienced an off-track condition during that write operation, the signal from the now-current track may also include ITI from the other adjacent track, making it even more difficult to read. The encroachment on the current track from the adjacent tracks on either side of the current track gives rise to a condition that may be referred to as “track squeeze.”

If an ITI-generating event on a particular current track resulting from an off-track condition during writing of an adjacent track is detected before the adjacent track is written again, then it may be possible to recover the data on the particular current track by using ITI cancellation, such as the ITI cancellation technique disclosed in copending, commonly-assigned U.S. patent application Ser. No. 12/882,802, filed Sep. 15, 2010 and hereby incorporated by reference herein in its entirety. However, many times it is the case that a particular track will have been “squeezed” by multiple ITI events on its adjacent tracks before an attempt is made to read that particular track. In such a case, ITI cancellation techniques such as those described may not be useful, because the current data on the adjacent tracks may not be the data causing interference on the current track, but rather the data causing the interference may have been overwritten in the interim and at most only unusable remnants of those data may remain.

An embodiment of a method for reading a current track of data, that has been subject to previous encroachment to a respective extent from at least one adjacent track of data, includes writing interfering data to the at least one adjacent track of data while intentionally encroaching at least to the respective extent onto the current track of data, and recovering data on the current track of data using the interfering data.

According to some embodiments, data from the at least one adjacent track of data is buffered prior to writing interfering data, and buffered data are restored to the least one adjacent track of data following recovering data on the current track of data. According to some embodiments, the interfering data are known interfering data.

According to some embodiments, the at least one adjacent track of data includes two adjacent tracks of data. A first one of the two adjacent tracks of data is on a first side of the current track of data, and a second one of the two adjacent tracks of data is one a second side of the current track of data. The previous encroachment includes a respective extent of encroachment from each respective one of the first and second ones of the two adjacent tracks, and the writing of interfering data includes writing interfering data to each respective one of the first and second ones of the two adjacent tracks while intentionally encroaching at least to the respective extent from the first and second ones of the two adjacent tracks onto the current track of data.

An embodiment of a storage device includes a storage medium having a plurality of tracks of data thereon. Reading apparatus for reading a current track of data that has been subject to previous encroachment to a respective extent from at least one adjacent track of data includes a write head that writes interfering data to the at least one adjacent track of data while intentionally encroaching at least to the respective extent onto the current track of data, and circuitry that recovers data on the current track of data using the interfering data.

Some embodiments include memory for buffering data from the at least one adjacent track of data prior to writing interfering data, wherein the circuitry restores buffered data to the at least one adjacent track of data following recovering data on the current track of data. According to some embodiments, the interfering data are known interfering data.

According to some embodiments, the at least one adjacent track of data includes two adjacent tracks of data. A first one of the two adjacent tracks of data is on a first side of the current track of data, and a second one of the two adjacent tracks of data is one a second side of the current track of data. The previous encroachment includes a respective extent of encroachment from each respective one of the first and second ones of the two adjacent tracks, and the write head writes interfering data to each respective one of the first and second ones of the two adjacent tracks while intentionally encroaching at least to the respective extent from the first and second ones of the two adjacent tracks onto the current track of data.

Further features of the disclosure, its nature and various advantages, will be apparent upon consideration of the following detailed description, taken in conjunction with the accompanying drawings, in which like reference characters refer to like parts throughout, and in which:

FIG. 1 is a simplified schematic view of a storage device with which the disclosure may be used;

FIG. 2 is a view similar to FIG. 1 showing the formation of a simple track squeeze condition;

FIG. 3 is a view similar to FIG. 2 showing the formation of a more complex track squeeze condition;

FIG. 4 shows the writing of interfering data to overcome the track squeeze condition of FIG. 3;

FIG. 5 shows one iteration of an iterative process in accordance with an embodiment of the disclosure;

FIG. 6 shows another iteration of an iterative process in accordance with an embodiment of the disclosure; and

FIG. 7 is a flow diagram of an example of an iterative method according to the disclosure.

This disclosure relates to a method and system for recovering data from a data track that has been “squeezed” by off-track recording of one or more adjacent tracks, particularly when those adjacent tracks have subsequently been overwritten so that the data causing the interference on the squeezed track is no longer available for use in recovering the squeezed track.

FIG. 1 shows a simplified schematic view of a portion of a storage device showing three adjacent data tracks 101, 102, 103 on a storage medium 100, with a write head 104 and a read head 105. Guard bands 106 separate the tracks to prevent a small error in head positioning from causing unrecoverable damage to data previously written on an adjacent track. The distance 107 between the centerlines 116 of the guard bands 106 may be referred to as the track pitch. Control circuitry 108 controls the positioning of write head 104 and read head 105 via servo mechanisms 109, and also controls the reading and writing of data.

If read head 105 is not properly centered on track to be read, then part of the signal it picks up may come from the guard band or the adjacent track, leading to signal-to-noise ratio degradation. However, there is a significant margin of error allowed in read-head positioning because read head 105 is relatively smaller than write head 104 as compared to the track width. Moreover, a misaligned read head will not overwrite data on an adjacent track, and if necessary the read operation can simply be repeated with read head 105 properly aligned to obtain the correct data. On the other hand, if write head 104 is not properly positioned, it can overwrite data on an adjacent track, and the margin for error is smaller because write head 104 is relatively larger.

FIG. 2 shows how a track squeeze condition may occur. Here, track k (102) is the track of interest and was previously written, so that data of interest are present on track k (102). Some time after the data of interest were written onto track k (102), a first set of other data 201 were written onto track k−1 (101), and during that write operation, write head 204 was off-track, in the direction of track k (102). Similarly, some time after the data of interest were written onto track k (102), a second set of other data 202 were written onto track k+1 (103), and during that write operation, write head 214 was off-track, in the direction of track k (102). This resulted in a “squeeze” of track k (102) so that only area 203 is free of interference, while area 213 is subject to interference from the track k−1 (101) data, and area 223 is subject to interference from the track k+1 (103) data.

It should be noted that while the two write operations 201, 202 are shown together in FIG. 2, it is not meant to imply that the two operations necessarily occur simultaneously, or that the storage device in question actually has two separate write heads 204, 214 that can perform two separate simultaneous write operations. Although such a device may exist, write heads 204, 214 more commonly would represent two different temporal instances of write head 104.

If the situation shown in FIG. 2 represented the maximum extent of overwriting of the data on track k (102), track k (102) could be recovered by using an ITI cancellation technique such as that described in above-incorporated application Ser. No. 12/882,802, because the data from adjacent tracks k−1 (101) and k+1 (103) that caused the ITI would still be present on those adjacent tracks to be used in the cancellation technique.

However, frequently the situation is that shown in FIG. 3, where each of adjacent tracks k-1 (101) and k+1 (103) has been rewritten multiple times 301, 302, 303, or 311, 312, 313, after the data of interest have been written onto track k (102). Because the ITI on track k (102) is the result of that writing 301, or 311, that encroached furthest into track k (102), and those data may no longer be available (or only small, unusable remnants might be available), the aforementioned ITI cancellation technique may not be able to be used. Even if the writing 301, or 311, that encroached furthest into track k (102) were the most recent writing, if too much time had passed after that writing 301, or 311, before an attempt to read track k (102), the data from writing 301, or 311, might not still be available (and might not be properly readable from its intended track k−1, k+1 (102, 103) because of interference from track k (102)).

Therefore, in accordance with an embodiment of the present disclosure, and as shown in FIG. 4, data on the squeezed track (track k (102)) is recovered by first buffering the current data on the adjacent tracks into memory 118 (FIG. 1) and intentionally writing new, known, interfering data 401, 411 to the adjacent tracks, and then performing an ITI cancellation technique such as that described above and in the above-incorporated application Ser. No. 12/882,802. Afterwards, the buffered data from the adjacent tracks may be restored from memory 400 to those tracks.

The new known interfering data 401, or 411, should intentionally encroach into track k (102) at least as far as the writing 301, or 311, that encroached furthest into track k (102), and preferably slightly further, as shown, so that the ITI on track k (102) results only from the new interfering data 401, or 411.

It may not be known in advance how far the new interfering data 401, or 411, should intentionally encroach on track k (102) in order to assure that it is the only detectable contribution to ITI. If that is the case, an iterative process may be used, according to which new interfering data 401, or 411, is written in a first pass in which it intentionally encroaches by a minimum increment. An attempt is then made to read track k (102). If the data on track k (102) cannot be read properly (e.g., based on checksums, CRC, or other error-correction characteristics of the data), the interfering data 401, or 411, are written again to adjacent track k−1 or k+1 (101, 103), but intentionally encroaching further, and then another attempt is made. This process continues, with the intentional encroachment on track k (102) increasing until track k (102) can be properly read. According to one variant of this embodiment, the encroachment increases by same amount on each iteration, and that amount may be the aforementioned minimum increment.

In an alternative embodiment, it may be possible to know from write head servo data (e.g., a position error signal), how far the furthest encroachment of write head 204, 214 onto track k (102) was. In such an embodiment, that servo data may be used to set the amount of encroachment for writing interfering data 401, or 411, either eliminating the need for iteration as described above, or at least reducing the number of iterations by providing a more accurate starting point.

FIG. 5 shows that the encroachment positions of new known interfering data 401, 411 may be only slightly offset from the positions of tracks k−1 (101) and k+1 (103) in a first pass of an iterative process. FIG. 6 shows a later pass of an iterative process, with new known interfering data 401, 411 reaching intermediate encroachment positions, with a greater degree of encroachment than in FIG. 5 but still not as far as encroaching data 301, 311. The encroachment positions of FIG. 6 may also be the initial encroachment positions where servo data are used to estimate the initial encroachment positions as discussed above. Note that while encroachment or squeezing from both adjacent tracks is shown in the drawings, it may be possible to have encroachment or squeezing from only one of the adjacent tracks.

FIG. 7 is a flow diagram of an example of an iterative method 700 according to this disclosure. The indicated method operations may be undertaken on either one or both of the adjacent tracks as may be necessary. At 701, method 700 starts with the write head moved to its initial increment off the adjacent track. As discussed, this may be a default increment, or it may be determined by servo data. Next, at 702, an initial amount of interfering data are written to the adjacent track, and at 703 an attempt is made to recover data from the current track based on the interfering data written at 702.

At 704, the recovered data are examined for errors. If there are no errors, the initial off-track increment was correct, the data are output at 705 and method 700 ends. If at 704 there are errors in the recovered data, then at 706 the write head is moved to a further increment off the adjacent track, additional interfering data are written at 707, and at 708 an attempt is made to recover data from the current track based on the interfering data written at 707.

At test 709, the recovered data are examined for errors. If there are no errors, the new off-track increment was correct, the data are output at 705 and method 700 ends. If at test 709 there are errors in the recovered data, then method 700 returns to 706 where the write head is moved to another further increment off the adjacent track, and method 700 continues until there are no errors at 709.

Thus it is seen that a data storage system, and method of decoding stored data, in which contributions from one or more adjacent tracks may be accounted for in decoding one or more tracks of interest, has been provided.

It will be understood that the foregoing is only illustrative of the principles of the invention, and that the invention can be practiced by other than the described embodiments, which are presented for purposes of illustration and not of limitation, and the present invention is limited only by the claims which follow.

Burd, Gregory, Nangare, Nitin

Patent Priority Assignee Title
Patent Priority Assignee Title
6185063, Feb 13 1997 Seagate Technology LLC Methods and apparatus for overlapping data tracks on a storage medium
6442705, Apr 26 1999 HITACHI GLOBAL STORAGE TECHNOLOGIES NETHERLANDS B V ; MARIANA HDD B V Method of and apparatus for improving data integrity in a disk drive system
6549362, Jun 09 2000 Maxtor Corporation Method and apparatus for the enhancement of embedded runout correction in a disk drive
6697209, Nov 09 2000 TANDBERG DATA CORP Phase based time domain tracking for helical scan tape drive
6724702, Mar 14 2001 Fujitsu Limited Apparatus for reproducing recorded data
6862155, Nov 07 2002 Seagate Technology LLC Squeeze evaluations that account for low frequency components, in a controller usable in a data handling system
6963528, Jul 26 2001 MATSUSHITA ELECTRIC INDUSTRIAL CO , LTD Digital data reproduction apparatus
7082007, Sep 27 2000 Seagate Technology LLC Method to achieve higher track density by allowing only one-sided track encroachment
7126890, Aug 26 2002 COLLISION COMMUNICATIONS, INC Multitrack readback and multiuser detection for disk drives
7209305, Jan 06 2005 Western Digital Technologies, INC Method for determining unique write inhibit thresholds for individual heads for maximizing file servo performance
7218665, Apr 25 2003 COLLISION COMMUNICATIONS, INC Deferred decorrelating decision-feedback detector for supersaturated communications
7423828, Apr 06 2006 Seagate Technology LLC Off-track write error recovery
7457075, Feb 24 2004 Seagate Technology LLC System and method for reducing ZAP time and track squeeze in a data storage device
7567397, Sep 11 2006 Western Digital Technologies, INC Adjacent Track Interference (ATI) identification methodology
7768729, Jan 31 2008 Western Digital Technologies, INC Method, system, and computer program product for estimating adjacent track erasure risk by determining erase band width growth rates
7965465, Mar 11 2009 Western Digital Technologies, INC Techniques for storing shingle blocks in a cache memory using a data storage device
8014097, May 07 2010 Western Digital Technologies, INC Disk drive with adaptive counting of writes to the data tracks for minimizing the effect of adjacent track encroachment
8125723, Mar 05 2010 Western Digital Technologies, INC Predictive characterization of adjacent track erasure in recording media
8139301, Jul 22 2009 Western Digital Technologies, INC Disk drive comprising a dual read element and delay circuitry to improve read signal
8259409, Jun 25 2009 Western Digital Technologies, INC Spin torque oscillator sensor
8300339, Oct 01 2009 CAVIUM INTERNATIONAL; MARVELL ASIA PTE, LTD Method and system for compensating for adjacent tracks during reading of data
20030218955,
20070177292,
/
Executed onAssignorAssigneeConveyanceFrameReelDoc
Mar 17 2011Marvell International Ltd.(assignment on the face of the patent)
Date Maintenance Fee Events


Date Maintenance Schedule
Jan 07 20174 years fee payment window open
Jul 07 20176 months grace period start (w surcharge)
Jan 07 2018patent expiry (for year 4)
Jan 07 20202 years to revive unintentionally abandoned end. (for year 4)
Jan 07 20218 years fee payment window open
Jul 07 20216 months grace period start (w surcharge)
Jan 07 2022patent expiry (for year 8)
Jan 07 20242 years to revive unintentionally abandoned end. (for year 8)
Jan 07 202512 years fee payment window open
Jul 07 20256 months grace period start (w surcharge)
Jan 07 2026patent expiry (for year 12)
Jan 07 20282 years to revive unintentionally abandoned end. (for year 12)