A semiconductor device includes a semiconductor substrate made of silicon carbide and having a surface, a normal vector for the surface having an off angle with respect to a <0001> direction or a <000-1> direction, a semiconductor layer of a first conductivity type formed on the semiconductor substrate, a first semiconductor region of a second conductivity type formed in a surface region of the semiconductor layer, a source region of a first conductivity type formed in a surface region of the first semiconductor region, a second semiconductor region of a second conductivity type formed in the surface region of the semiconductor layer, contacting the first semiconductor region, and having a bottom surface lower than a bottom surface of the first semiconductor region, wherein at least one end of the bottom surface of the second semiconductor region is perpendicular to an off angle direction.
|
1. A semiconductor device comprising:
a semiconductor substrate made of silicon carbide and having a surface, a normal vector for the surface having an off angle with respect to a <0001>direction or a <000-1>direction;
a semiconductor layer of a first conductivity type formed on the semiconductor substrate,
a first semiconductor region of a second conductivity type formed in a surface region of the semiconductor layer;
a source region of a first conductivity type formed in a surface region of the first semiconductor region;
a second semiconductor region of a second conductivity type formed in the surface region of the semiconductor layer, the second semiconductor region having a lower part and an upper part;
a gate insulation film formed on the semiconductor layer, the first semiconductor region, and the source region;
a gate electrode formed on the gate insulation film;
a source electrode formed on the source region and the second semiconductor region; and
a drain electrode formed on a back surface of the semiconductor substrate,
wherein at least one end of the bottom surface of the second semiconductor region is perpendicular to an off angle direction of the normal vector with respect to the <0001>direction or the <000-1>direction,
the lower part of the second semiconductor region contacts a side surface of the source region and a side surface of the first semiconductor region, and has a bottom surface located in a lower position relative to a bottom surface of the first semiconductor region, and
the upper part of the second semiconductor region contacts a side surface of the source region, and has a bottom surface located in a higher position relative to a bottom surface of the source region.
2. The device according to
3. The device according to
4. The device according to
5. The device according to
6. The device according to
7. The device according to
8. The device according to
11. The device according to
12. The device according to
13. The device according to
|
|||||||||||||||||||||||||||
This application is based upon and claims the benefit of priority from prior Japanese Patent Application No. 2008-249163, filed Sep. 26, 2008, the entire contents of which are incorporated herein by reference.
1. Field of the Invention
The present invention relates to a semiconductor device.
2. Description of the Related Art
Recently, power devices made of silicon carbide (SiC) have been developed. SiC is a wide-bandgap semiconductor, and has a breakdown field strength approximately 10 times as great as that of silicon (Basics and Application of SiC Elements, Kazuo Arai and Sadafumi Yoshida, pp. 165-185, Published by Ohmsha Ltd., Issued March 2003). In the field of semiconductor devices formed of SiC, a SiCMOSFET on the surface of which a MOS structure is formed has been developed, as in the case of silicon.
In a SiCMOSFET, however, resistivity of a p-body region is high. Further, the electric field tends to concentrate on an end portion of the p-body region. Therefore, there has been the problem that Voltage drop occurs in the p-body region during an avalanche breakdown and a parasitic bipolar transistor formed of a source region, a p-body region, and an n-base region operates. Moreover, since the temperature characteristics of this bipolar transistor are positive, a positive feedback occurs, and currents are concentrated on specific cells. This results in the problem that the temperature is locally elevated and specific cells are easily destroyed.
According to an aspect of the present invention, there is provided a semiconductor device comprising: a semiconductor substrate made of silicon carbide and having a surface, a normal vector for the surface having an off angle with respect to a <0001> direction or a <000-1> direction; a semiconductor layer of a first conductivity type formed on the semiconductor substrate, a first semiconductor region of a second conductivity type formed in a surface region of the semiconductor layer; a source region of a first conductivity type formed in a surface region of the first semiconductor region; a second semiconductor region of a second conductivity type formed in the surface region of the semiconductor layer, contacting the first semiconductor region, and having a bottom surface lower than a bottom surface of the first semiconductor region; a gate insulation film formed the semiconductor layer, the first semiconductor region, and the source region; a gate electrode formed on the gate insulation film; a source electrode formed on the source region and the second semiconductor region; and a drain electrode formed on a back surface of the semiconductor substrate, wherein at least one end of the bottom surface of the second semiconductor region is perpendicular to an off angle direction of the normal vector with respect to the <0001> direction or the <000-1> direction.
Hereinafter, details of an embodiment of the present invention will be described with reference to the accompanying drawings.
The basic configuration of the present embodiment will be described with reference to
As shown in
An n−-type semiconductor layer (semiconductor layer of first conductivity type) 10 is provided on the semiconductor substrate 80. In a surface region of the semiconductor layer 10, a p-type p-body region (first semiconductor region of a second conductivity type) 20 is formed. In a surface region of the p-body region 20, an n-type source region 30 is formed. The lower part of the p-body region 20 has a higher impurity concentration than the upper part, and has a “retrograde” structure.
A p-type semiconductor region (second semiconductor region) 40 is formed inside a surface region of a semiconductor layer 10. The semiconductor region 40 contacts the p-body region 20 and the source region 30. Further, the bottom surface of the semiconductor region 40 is lower than the bottom surface of the p-body region 20. Accordingly, the bottom surface of the semiconductor region 40 protrudes into the semiconductor layer 10. Further, the semiconductor region 40 is formed of a p+-type semiconductor region (lower part of the second semiconductor region) 40a having an impurity concentration of approximately 5×1018 to 1×1019 cm−3, and a p++-type p-body contact region (upper part of the second semiconductor region) 40b having an impurity concentration greater than or equal to 1×1019 cm−3. The impurity concentration of the semiconductor region 40a is higher than the impurity concentration of the p-body region 20. The semiconductor region 40a protrudes into the semiconductor layer 10 and has an impurity concentration higher than the p-body region 20, and therefore the electric field concentrates on one side of the bottom surface of the semiconductor region 40a, as shown by the arrow.
A gate oxide film (gate insulation film) 50 is formed on the semiconductor layer 10, the p-body region 20, and the source region 30. A gate electrode 60 is formed on the gate oxide film 50. A source electrode 70 is formed on the source region 30 and the semiconductor region 40. Further, a drain electrode 90 is formed on a back surface of the semiconductor substrate 80.
As shown in
In actual, a plurality of elements having the structures shown in
According to the above-described embodiment, the bottom surface of the p-type semiconductor region 40a protrudes into the n-type semiconductor layer 10. As a result, the electric field concentrates on the end part of the bottom surface of the semiconductor region 40a, and avalanche breakdown can be selectively caused. Thereby, a parasitic bipolar transistor formed of a semiconductor layer 10, a p-body region 20, and a source region 30 can be prevented from being formed, and the electric field can be prevented from concentrating on a specific p-body region 20.
Further, since the semiconductor substrate 80 is formed of SiC crystals which are hexagons, anisotropy is observed in the direction in which avalanche breakdown easily occurs and avalanche breakdown easily occurs in the electric field in the direction perpendicular to the c-axis. In the above-described embodiment, the normal line of the surface of the semiconductor substrate 80 is displaced Θ degrees from the c-axis, avalanche breakdown can be easily caused in the end part of the bottom surface of the semiconductor region 40a by the electric field in the directions shown by the arrows in
In the above-described embodiments, hexagonal pattern shapes are described. Each of the semiconductor region 40 is arranged such that the specific side of the bottom surface of the semiconductor region 40 and the c-axis are perpendicular to each other. Therefore, in each of the semiconductor regions 40, the electric field can be concentrated on sides, instead of angles (points). By concentrating the electric field on sides of the bottom surface of each of the semiconductor regions 40, local concentration of the electric field can be prevented, and thereby stable avalanche breakdown can be caused.
As described above, according to the present embodiment, stable avalanche breakdown can be generated on a specific side of a bottom surface of each of the hexagonal semiconductor regions 40, and thereby a semiconductor device excellent in fracture resistance can be fabricated.
Additional advantages and modifications will readily occur to those skilled in the art. Therefore, the invention in its broader aspects is not limited to the specific details and representative embodiments shown and described herein. Accordingly, various modifications may be made without departing from the spirit or scope of the general inventive concept as defined by the appended claims and their equivalents.
Hatakeyama, Tetsuo, Shinohe, Takashi
| Patent | Priority | Assignee | Title |
| Patent | Priority | Assignee | Title |
| 6806147, | Nov 22 1999 | Advanced Micro Devices, Inc. | Method and apparatus for suppressing the channeling effect in high energy deep well implantation |
| 20020034852, | |||
| 20020038891, | |||
| 20050184317, | |||
| 20060065899, | |||
| 20060237728, | |||
| 20060289874, | |||
| JP10308510, | |||
| JP2005183943, | |||
| JP2005310886, |
| Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
| Mar 19 2009 | Kabushiki Kaisha Toshiba | (assignment on the face of the patent) | / |
| Date | Maintenance Fee Events |
| Date | Maintenance Schedule |
| Jan 14 2017 | 4 years fee payment window open |
| Jul 14 2017 | 6 months grace period start (w surcharge) |
| Jan 14 2018 | patent expiry (for year 4) |
| Jan 14 2020 | 2 years to revive unintentionally abandoned end. (for year 4) |
| Jan 14 2021 | 8 years fee payment window open |
| Jul 14 2021 | 6 months grace period start (w surcharge) |
| Jan 14 2022 | patent expiry (for year 8) |
| Jan 14 2024 | 2 years to revive unintentionally abandoned end. (for year 8) |
| Jan 14 2025 | 12 years fee payment window open |
| Jul 14 2025 | 6 months grace period start (w surcharge) |
| Jan 14 2026 | patent expiry (for year 12) |
| Jan 14 2028 | 2 years to revive unintentionally abandoned end. (for year 12) |