A device includes a substrate, an isolation region at a top surface of the substrate, and a semiconductor fin over the isolation region. The semiconductor fin has a fin height smaller than about 400 Å, wherein the fin height is measured from a top surface of the semiconductor fin to a top surface of the isolation region.
|
5. A device comprising:
a substrate;
an isolation region at a top surface of the substrate; and
a first semiconductor fin, wherein the first semiconductor fin has a fin height smaller than about 400 Å, wherein the fin height is measured from a top surface of the first semiconductor fin to a top surface of the isolation region, and wherein an end of the semiconductor fin is aligned to an edge of the isolation region;
a first gate dielectric layer and a gate electrode layer forming a fin field-Effect Transistor (FinFET) with the first semiconductor fin;
a second gate dielectric layer overlapping a portion of the isolation region, wherein a bottom surface of the second gate dielectric layer is in contact with a top surface of the isolation region; and
a polysilicon layer overlapping the second gate dielectric layer, wherein the polysilicon layer and the first semiconductor fin have a spacing greater than about 200 Å.
1. A device comprising:
a semiconductor substrate;
a Shallow trench isolation (sti) region adjacent to a surface of the semiconductor substrate;
a first and a second semiconductor strip comprising sidewalls and ends contacting edges of the sti region, wherein the first and the second semiconductor strips have lengthwise directions aligned to a straight line;
a first and a second semiconductor fin over and joining the first and the second semiconductor strips, respectively, wherein fin heights of the first and the second semiconductor fins are smaller than about 400 Å, and wherein the semiconductor fin is comprised in a fin field-Effect Transistor (FinFET); and
a gate stack overlapping the sti region, wherein the gate stack is between the first and the second semiconductor fins, with no additional gate stack and no additional semiconductor fins between the gate stack and the first and the second semiconductor fins, and wherein the gate stack has a lengthwise direction perpendicular to the straight line.
2. The device of
3. The device of
a gate dielectric layer;
a metal layer over the gate dielectric layer; and
a polysilicon layer over the metal layer, wherein the gate dielectric layer, the metal layer, and the polysilicon layer extend on a top surface and sidewalls of the first semiconductor fin.
4. The device of
6. The device of
7. The device of
8. The device of
9. The device of
12. The device of
|
With the increasing down-scaling of integrated circuits and increasingly demanding requirements to the speed of integrated circuits, transistors need to have higher drive currents with smaller dimensions. Fin Field-Effect Transistors (FinFET) were thus developed. FinFET transistors have increased channel widths. The increase in the channel widths is achieved by forming channels that include portions on the sidewalls of the fins and portions on the top surfaces of the fins. Since the drive currents of transistors are proportional to the channel widths, the drive currents of FinFETs are increased.
For a more complete understanding of the embodiments, and the advantages thereof, reference is now made to the following descriptions taken in conjunction with the accompanying drawings, in which:
The making and using of the embodiments of the disclosure are discussed in detail below. It should be appreciated, however, that the embodiments provide many applicable inventive concepts that can be embodied in a wide variety of specific contexts. The specific embodiments discussed are merely illustrative, and do not limit the scope of the disclosure.
A Fin Field-Effect Transistor (FinFET) related structure and the method of forming the same are provided in accordance with various embodiments. The intermediate stages of forming the FinFET are illustrated. The variations of the embodiments are discussed. Throughout the various views and illustrative embodiments, like reference numbers are used to designate like elements.
Referring to
Referring to
Over dielectric layer 28, capping layer 30 is formed. In some embodiments, capping layer 30 may be a metal-containing layer, and hence may sometimes be referred to as metal layer 30. Capping layer 30 may comprise titanium nitride (TiN) in accordance with some embodiments. In alternative embodiments, the exemplary materials of capping layer 30 include tantalum-containing materials and/or titanium-containing materials such as TaC, TaN, TaAlN, TaSiN, TiN, TiAl, Ru, and combinations thereof.
In
Next, as shown in
Experiment results indicated that fin height H has a significant effect on the amount of residue remaining in trench 45.
Experiment results also indicated that poly-to-OD spacing S1 (
It is further appreciated that the width W of STI region 22 also has the effect on whether the residues will be formed or not. It is noted that width W is also the spacing of neighboring fins 24, In accordance with some embodiments, width W of STI region 22 may be smaller than about 100 Å. The aspect ratio H/W of trench 45 may be smaller than about 13, and may also be smaller than about 5.
In a subsequent step, hard mask patterns 34A and 34B are removed, as shown in
FinFET 60 may include gate spacers 62, source and drain regions 64, silicide regions 66, contact plugs 68, and Inter-Layer Dielectric (ILD) 70. In some embodiments, the formation of source and drain regions 64 may also comprise etching portions of fin 24 that are not covered by gate stack 40, and performing an epitaxy to grow stressors (not shown, which may be silicon germanium or silicon carbon). The stressors are then implanted to form source/drain regions 64. In alternative embodiments, fin 24 is not recessed, and an epitaxy may be performed to grow an epitaxy region on fin 24 to enlarge source and drain regions 64. At the time source and drain regions 64 is formed by the implantation, stacked layers 42 may also be implanted to reduce the resistivity.
In accordance with embodiments, a device includes a substrate, an isolation region at a top surface of the substrate, and a semiconductor fin over the isolation region. The semiconductor fin has a fin height smaller than about 400 Å, wherein the fin height is measured from a top surface of the semiconductor fin to a top surface of the isolation region.
In accordance with other embodiments, a device includes a semiconductor substrate, STI regions adjacent to a surface of the semiconductor substrate, and a first and a second semiconductor strip comprising sidewalls contacting opposite sidewalls of the STI regions. The device further includes a first and a second semiconductor fin over and joining the first and the second semiconductor strips, respectively. The fin heights of the first and the second semiconductor fins are smaller than about 400 Å.
In accordance with yet other embodiments, a method includes forming an STI region in a semiconductor substrate, wherein portions of the semiconductor substrate on opposite sides of the STI region form semiconductor strips. The method further includes recessing the STI region to form a recess. The top portions of the semiconductor strips form a first and a second semiconductor fin having fin heights smaller than about 400 Å, wherein the fin heights are measured from top surfaces of the first and the second semiconductor fins to a top surface of the STI region.
Although the embodiments and their advantages have been described in detail, it should be understood that various changes, substitutions and alterations can be made herein without departing from the spirit and scope of the embodiments as defined by the appended claims. Moreover, the scope of the present application is not intended to be limited to the particular embodiments of the process, machine, manufacture, and composition of matter, means, methods and steps described in the specification. As one of ordinary skill in the art will readily appreciate from the disclosure, processes, machines, manufacture, compositions of matter, means, methods, or steps, presently existing or later to be developed, that perform substantially the same function or achieve substantially the same result as the corresponding embodiments described herein may be utilized according to the disclosure. Accordingly, the appended claims are intended to include within their scope such processes, machines, manufacture, compositions of matter, means, methods, or steps. In addition, each claim constitutes a separate embodiment, and the combination of various claims and embodiments are within the scope of the disclosure.
Mor, Yi-Shien, Chen, Hsiao-Chu, Chiang, Mu-Chi
Patent | Priority | Assignee | Title |
10083873, | Jun 05 2017 | GLOBALFOUNDRIES U S INC | Semiconductor structure with uniform gate heights |
10109645, | Mar 27 2015 | Samsung Electronics Co., Ltd. | Semiconductor devices |
8975698, | Jan 16 2012 | Taiwan Semiconductor Manufacturing Company, Ltd. | Control fin heights in FinFET structures |
9040380, | Sep 11 2013 | GLOBALFOUNDRIES U S INC | Integrated circuits having laterally confined epitaxial material overlying fin structures and methods for fabricating same |
9466690, | Jan 13 2016 | International Business Machines Corporation | Precisely controlling III-V height |
9564369, | Oct 21 2015 | Samsung Electronics Co., Ltd. | Methods of manufacturing semiconductor devices including device isolation processes |
9577066, | Feb 26 2016 | GLOBALFOUNDRIES Inc. | Methods of forming fins with different fin heights |
9601495, | Jul 30 2015 | GLOBALFOUNDRIES U S INC | Three-dimensional semiconductor device with co-fabricated adjacent capacitor |
9704969, | Dec 31 2015 | Taiwan Semiconductor Manufacturing Co., Ltd. | Fin semiconductor device having multiple gate width structures |
9799674, | Mar 27 2015 | Samsung Electronics Co., Ltd. | Semiconductor devices including field effect transistors |
Patent | Priority | Assignee | Title |
6867433, | Apr 30 2003 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor-on-insulator chip incorporating strained-channel partially-depleted, fully-depleted, and multiple-gate transistors |
7635893, | Jun 29 2004 | Polaris Innovations Limited | Transistor, memory cell array and method of manufacturing a transistor |
7923337, | Jun 20 2007 | GLOBALFOUNDRIES U S INC | Fin field effect transistor devices with self-aligned source and drain regions |
7989855, | Jun 10 2004 | Godo Kaisha IP Bridge 1 | Semiconductor device including a deflected part |
8106459, | May 06 2008 | Taiwan Semiconductor Manufacturing Company, Ltd. | FinFETs having dielectric punch-through stoppers |
8263462, | Dec 31 2008 | Taiwan Semiconductor Manufacturing Company, Ltd | Dielectric punch-through stoppers for forming FinFETs having dual fin heights |
8362572, | Feb 09 2010 | TAIWAN SEMICONDUCTOR MANUFACTURING CO , LTD | Lower parasitic capacitance FinFET |
8373238, | Dec 03 2009 | ADVANCED MANUFACTURING INNOVATIONS INC | FinFETs with multiple Fin heights |
20040217420, | |||
20070096182, | |||
20070241414, | |||
20080315309, | |||
20090032887, | |||
20090302372, | |||
20110049599, | |||
20110068407, | |||
20110121406, | |||
20110133292, | |||
20110147811, | |||
20110244668, | |||
20120043611, | |||
20120083107, | |||
20120217587, | |||
20120241818, | |||
20120306082, | |||
20120313227, | |||
20120319211, | |||
20130011983, | |||
20130011984, | |||
20130056826, | |||
20130082329, | |||
KR100823874, | |||
KR20090012793, | |||
KR20110033033, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Jan 16 2012 | Taiwan Semiconductor Manufacturing Company, Ltd. | (assignment on the face of the patent) | / | |||
Jan 20 2012 | MOR, YI-SHIEN | Taiwan Semiconductor Manufacturing Company, Ltd | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 027980 | /0767 | |
Jan 20 2012 | CHEN, HSIAO-CHU | Taiwan Semiconductor Manufacturing Company, Ltd | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 027980 | /0767 | |
Jan 30 2012 | CHIANG, MU-CHI | Taiwan Semiconductor Manufacturing Company, Ltd | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 027980 | /0767 |
Date | Maintenance Fee Events |
Aug 10 2017 | M1551: Payment of Maintenance Fee, 4th Year, Large Entity. |
Aug 11 2021 | M1552: Payment of Maintenance Fee, 8th Year, Large Entity. |
Date | Maintenance Schedule |
Feb 25 2017 | 4 years fee payment window open |
Aug 25 2017 | 6 months grace period start (w surcharge) |
Feb 25 2018 | patent expiry (for year 4) |
Feb 25 2020 | 2 years to revive unintentionally abandoned end. (for year 4) |
Feb 25 2021 | 8 years fee payment window open |
Aug 25 2021 | 6 months grace period start (w surcharge) |
Feb 25 2022 | patent expiry (for year 8) |
Feb 25 2024 | 2 years to revive unintentionally abandoned end. (for year 8) |
Feb 25 2025 | 12 years fee payment window open |
Aug 25 2025 | 6 months grace period start (w surcharge) |
Feb 25 2026 | patent expiry (for year 12) |
Feb 25 2028 | 2 years to revive unintentionally abandoned end. (for year 12) |