Patterned substrates templates are provided, as well as methods comprising a combination of lithography and self-assembly techniques. The patterned substrates may comprise first and second patterns.
|
1. A method comprising:
conducting e-beam lithography to form a servo pattern on a substrate; and
conducting a differently dosed e-beam lithography and block-copolymer assembly to form a bit pattern on said substrate.
2. The method of
depositing a mask layer on the substrate; and
forming said servo pattern on the substrate.
3. The method of
4. The method of
coating the substrate with a block copolymer;
removing one block from the block copolymer; and
transferring the pattern from the remaining block of the block copolymer to the substrate.
5. The method of
6. The method of
7. The method of
8. The method of
9. The method of
10. The method of
|
Templates may be patterned using block copolymer self-assembly techniques.
In fabricating media for hard disk drives (“HDD”), bit patterned media (“BPM”) may be used in the storage industry because of their high storage capacity. The storage capacity of BPM depends on the density of the magnetic islands, or “bits” on the media substrate surface. As such, research in the area of BPM fabrication has mainly been devoted to creating consistent and uniform patterns of bits on a BPM substrate. However, HDD media have different regions besides the regions used for storing data (i.e., “data zones”). For example, in addition to data zones, a typical HDD will have “servo zones” used to describe the data in the data zones. The servo zones contain information such as head position, timing, and track-following information for the respective data zones. A typical HDD may have numerous data zones, and numerous servo zones corresponding to those data zones.
A method including conducting lithography to form a first pattern on a substrate, and conducting block-copolymer self-assembly to form a second pattern on the substrate.
Various aspects of the present invention are illustrated by way of example, and not by way of limitation, in the accompanying drawings, wherein:
The present disclosure is described more fully hereinafter with reference to the accompanying drawings, in which various aspects of embodiments are shown. This, however, may be embodied in many different forms and should not be construed as limited to the various aspects of embodiments presented throughout this disclosure. Rather, these aspects are provided so that this disclosure will be thorough and complete, and will fully convey the scope of embodiments to those skilled in the art. The various aspects of the illustrated in the drawings may not be drawn to scale. Rather, the dimensions of the various features may be expanded or reduced for clarity. In addition, some of the drawings may be simplified for clarity.
Various aspects of embodiments will be described herein with reference to drawings that are conceptual illustrations of idealized configurations. As such, variations from the conceptual illustrations are to be expected in practice. By way of example, various elements such regions, layers, sections, or the like of a storage medium may be illustrated or described as a rectangle may have rounded or curved features and/or a gradient concentration at its edges rather than a discrete change from one element to another. Thus, the elements illustrated in the drawings are conceptual in nature and not intended to limit the scope of aspects of this invention.
It will be understood that when an element such as a region, layer, section, or the like, is referred to as being “on” another element, it may be directly on the other element or intervening elements may also be present. It will be further understood that when an element is referred to as being “formed” on another element, it may be grown, deposited, etched, attached, connected, coupled, or otherwise prepared or fabricated on the other element or an intervening element.
Furthermore, an element such as a region, layer, section, or the like, may be illustrated as being above or below another element to describe one element's relationship to another element. It will be understood that relative terms are intended to encompass different orientations of an apparatus in addition to the orientation depicted in the drawings. By way of example, if an apparatus depicted in a drawing is turned over, elements described as being above are now below, and vice versa.
As used herein, the singular forms “a,” “an,” and “the” are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will be further understood that the terms “comprises” and/or “comprising,” when used in this specification, specify the presence of stated features, integers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, integers, steps, operations, elements, components, and/or groups thereof. The term “and/or” includes any and all combinations of one or more of the associated listed items.
In embodiment described, templates are provided, as well as methods using a combination of lithography and self-assembly techniques. Servo zones of Bit-Patterned Media (BPM) templates may be patterned using e-beam lithography, and bit zones of BPM templates may be patterned using block copolymer self-assembly techniques. Systems and methods for integrating electron beam lithography patterning techniques with block copolymers are provided in order to create nanopatterns, which may have a bit density greater than 1 Tdpsi. By exposing a substrate to differently dosed electron beams, and developing each exposed region using different developers, a substrate may be patterned with different density patterns nearly simultaneously, without leaving alignment marks on the template substrate surface.
1. Templates
As shown, BPM template 101 may comprise a plurality of tracks 103. Each track 103 may in turn be divided into a plurality of sectors 105. A sector 105 may incorporate two types of regions, or zones, such as a servo zone 111 and a data or bit zone 123. As shown in
A person having ordinary skill in the art will appreciate that the servo zone 111 may be used to store information describing the data stored in bit zone 123. The pattern for servo zone 111 may differ from the pattern of bit zone 123. Since the servo zone 111 typically contains less information than the bit zone 123, servo zone 111 may have lower bit density than bit zone 123. For example, the bit zone 123 may have a bit density of from about 500 Gdpsi to about 18.0 Tdpsi, from about 720 Gdpsi to about 10 Tdpsi, or from about 1 Tdpsi to about 5 Tdpsi. The zones may be provided adjacent to one another, or there may be a space separating the zones. The space may have no pattern, or a pattern different from the bit and servo zone patterns.
It will be understood that although two different patterns are provided on a substrate, the patterned substrates and BPM templates are not limited to having two patterns provided thereon. Any number of patterns may be provided.
When a BPM template is prepared, the template may include servo zones and data zones. The servo zones may be prepared using lithography techniques, such as e-beam lithography, and the data zones may be prepared using a combination of lithography and self-assembly techniques, such as block copolymer self-assembly. The BPM templates may not include any alignment marks to indicate the locations of the data zones and servo zones.
2. Fabrication Methods
Methods are provided for integrating lithography with self-assembly in order to efficiently create at least two areas on a template substrate that have different patterns. The dual-patterned template substrate may then be used as a master template for direct fabrication of other patterned media, including daughter templates and BPM.
Methods incorporating self-assembly, such as block copolymer self-assembly, are capable of providing high resolution and acceptable throughput levels. This is because lithography techniques, such as e-beam lithography, typically use lower throughput in order to achieve large areas of dense patterning at acceptable resolutions. However, in order to meet the demands of BPM manufacturing, additional aspects may have to be addressed beyond pattern resolution.
Block copolymer domains may lack long-range order, which means that there may be many grain boundaries within a small area. These grain boundary defects cause deterioration in domain size uniformity and domain position accuracy. Pattern resolution of <25 nm domain spacings (i.e., >1 Tdot/in2), domain size and position uniformity of less than 6% (1 sigma), high dry etching resistance, and high aspect ratio structures facilitate pattern transfer. These issues are also addressed by the methods.
The methods described herein may be used to form a patterned substrate conducting lithography to form a first pattern on a substrate and conducting block-copolymer self-assembly to form a second pattern on said substrate.
The methods may be performed by lithography techniques in which a mask layer is deposited on the substrate; and a first pattern is formed on the substrate. Some methods further provide a chemical affinity layer on the substrate before conducting block-copolymer self-assembly techniques. The block-copolymer self-assembly may comprise coating the substrate with a block copolymer, removing one block from the block copolymer, and transferring the pattern from the remaining block of the block copolymer to the substrate.
The methods may be used to form a first pattern on a portion of the surface of the substrate, and a second pattern on a portion of the surface of the substrate adjacent to said first pattern. The first and second patterns may be adjacent to one another, or separated by a portion of the surface of the substrate, which may be patterned or unpatterned. The methods may be carried out such that the first pattern is formed on the entire surface of the substrate, and then a second pattern is formed over a portion of the first pattern.
The methods described herein may be used to form a patterned substrate by exposing a substrate to differently dosed electron beams, and developing each differently exposed region using a different developer. The methods permit a template substrate to be patterned with different density patterns in different zones nearly simultaneously, without using alignment marks on the substrate surface.
In block 201, a substrate, or “wafer,” is placed on an e-beam platform for e-beam exposure. One will appreciate that the substrate may be coated with an e-beam resist that will be exposed to the e-beam, such as PMMA, ZEP, and HSQ. If the substrate is a quartz substrate, such as shown in
In block 203 of
In block 205 of
In block 207 of
One of ordinary skill in the art will appreciate that evaporation of Cr or other mask materials will result in a thin layer on the partially developed and descummed template substrate. The thin layer of hard mask material will also coat the peaks and valleys of the e-beam lithography pattern on the template substrate so that portions of the substrate where the resist material remains will have the resist material covered with a mask material. Removal of the mask layer from the peak portions of the patterned substrate may be achieved, for example, by using a high angle ion milling process with an inert gas, such as argon. The high angle enables selective removal of the mask layer from the resist, leaving the valley portions of the substrate material still covered with a layer of the mask material.
In block 211, the portion of the resist exposed to the lower dose e-beam in block 203 is developed using a second developer. The second developer fixes the pattern of the bit zone portion on the substrate by removing the resist exposed to the e-beam down through the PS brush layer 220, to the substrate material. The pattern in the servo zone is protected by the mask layer 212. This may be followed by descumming of the substrate using, e.g., O2 plasma.
In block 213, substantially all of the e-beam resist is stripped from the substrate, and then a BCP film is spin-coated onto the stripped substrate with the exposed bit-area pattern on the substrate and the chromium-capped servo-area-pattern. In this example, the BCP is PS-b-PMMA, but one of ordinary skill in the art will appreciate that other BCPs may be used depending upon the pattern.
In block 215, the BCP on the substrate is thermally annealed to cause self assembly of the BCP into the pattern. As previously mentioned, self assembly of the BCP may be facilitated by the addition of a chemical affinity layer, such as PS brush layer 220, which may be spin-coated onto the substrate prior to the formation of the e-beam resist in block 201. The PS brush 225 may be a hydroxy terminated polystyrene or any neutral polymer that promotes BCP self assembly.
Returning to block 215, after annealing the BCP on the template substrate, the PMMA portion of the BCP may be removed by exposing the template substrate to UV light, then washing the substrate with acetic acid. Following removal of the PMMA portion down to the substrate surface, a thin layer of Cr, Ta, C or other hard mask material is evaporated onto the substrate, forming a thin mask layer on the remaining BCP portion and capping the portions of the substrate exposed by the removal of the PMMA block.
In block 217, the mask is removed from the surface of the remaining BCP. In an embodiment where the hard mask layer is a Cr layer, the mask is removed using a wet or dry lift-off process. Once the mask is removed, the remaining BCP is removed. This leaves portions of the substrate surface in the bit area and the servo area covered with the mask previously deposited in two separate evaporations: the mask in the bit area (218) and the mask in the servo area (218B), both of which cover the substrate surface. In block 219, the substrate is etched using reactive ion etching (RIE), inductively coupled plasma etching (ICP) or ion beam etching (IBE) techniques to form pillars 220 and 220B. One skilled in the art will appreciate that the remaining mask materials 218 and 218B will be removed during the etching process.
One will appreciate that the process illustrated in
In block 313 of
In block 315, the deposited BCP material is annealed. Annealing may be performed by applying heat and vacuum (e.g., at a temperature of 160° C. in a vacuum oven for 24-48 hours), followed by a fluorine-based RIE process may be used to remove any residual or extra PDMS remaining on the surface following the annealing.
In block 317, the PS portion of the BCP is removed. One having ordinary skill in the art will appreciate that this may be done by applying oxygen-based RIE, thereby partially exposing some of the PDMS spheres. In the data zone, the PS-b-PDMS spheres may be used as an etch mask, whereas in the servo zone, the Cr layer may be used as an etch mask. In other words, unlike the method illustrated in
In block 319 of
The BCP that is used in the methods may be comprised of at least two constituent units, structural units, or “blocks,” herein termed “block A” and “block B.” Use of the singular “block A” or “block B” also includes use of plural “blocks A” and “blocks B.” Block A and block B may be organic or inorganic, or block A may be organic, and block B inorganic, or block A may be inorganic and block B organic. Block A and block B may be immiscible. The block copolymer formed by block A and block B may be named using the convention polyA-block-polyB.
The block copolymers used in the methods may be selected from polystyrene-block-polymethylmethacrylate (PS-b-PMMA), polystyrene-block-poly2-vinylpyridine, polystyrene-block-poly4-vinylpyridine, polystyrene-block-polyethyleneoxide, polystyrene-block-polyisoprene, polystyrene-block-butadiene, polystyrene-block-polydimethylsiloxane (PS-b-PDMS), polyisoprene-block-polydimethylsiloxane, polymethylmethacrylate-block-polydimethylsiloxane, polyisobutylene-block-polydimethylsiloxane, or polystyrene-block-polyferrocenylsilane. A person of ordinary skill in the art will appreciate that the methods described herein may be varied depending upon the chemical characteristics of the BCP selected. One will appreciate that selection of the BCP may also depend upon the target pattern to be created using the BCP. For example, the topographical pattern left by the imprinting described below may determine the chosen BCP, since certain BCP blocks may correlate better with certain topographical pattern features and pattern dimensions.
One advantage of using siloxane-based block copolymers is that the siloxane blocks (minority component) are transformed into SiOx spheres upon exposure to oxygen plasma, unlike PS-b-PMMA with two organic components. SiOx has good dry etch resistance, and may be used as the mask for pattern transfer onto various mask materials. Further, when a chemical affinity layer is provided, the aspect ratio of block copolymer nanodots may be adjusted by utilizing chemical affinity layers with different thicknesses. As shown in
One will appreciate that the above described processes are examples of how e-beam lithography and BCP self-assembly techniques may be incorporated into the template fabrication process to achieve densities greater than 1 Tdpsi. By varying the techniques described herein, even more dense patterns may be formed. As shown, positive-tone e-beam lithography may be combined with a Cr lift-off process to achieve a bit density of 500 Gdpsi-1 Tdpsi. To achieve bit densities between 1-1.5 Tdpsi, positive-tone/Cr lift-off e-beam lithography techniques may be integrated with PS-b-PMMA block copolymer self-assembly techniques as described herein. To achieve bit densities between 1.5-5 Tdpsi, positive tone/Cr etch e-beam lithography techniques may be combined with PS-b-PDMS block copolymer self-assembly techniques as described herein. To achieve bit densities of 5-8 Tdpsi, e-beam lithography may be integrated with other functional block copolymer self-assembly techniques processes. Similarly, to achieve bit densities of 8-10 Tdpsi, e-beam lithography techniques may be combined with self-assembling magnetic nanoparticle processes. As such, the technique of combining e-beam lithography techniques with other nanoimprint lithography techniques may yield greater bit densities of up to 10 Tdpsi and beyond.
The domain spacing that may be achieved using the block copolymer systems and methods described herein depends on several factors: (1) the polymer type (polyA-block-polyB) and composition (volume fraction of A); (2) degree of polymerization (N); and (3) degree of immiscibility, also known as the interaction parameter (χ). For certain kinds of block copolymers, the composition determines the domain arrangement, i.e., lamellae, cylinders, or spheres. The block copolymer morphologies in thin films that are most useful in the methods include perpendicularly-oriented cylinders and monolayered spheres.
In principle, the domain spacing of a block copolymer is proportional to N and χ. To obtain a small domain spacing, the degree of polymerization (N) may be decreased. The interaction parameter (χ) may be increased, and it is mainly determined by the block components selected for the block copolymer, and has a weak temperature dependence. According to mean-field theory, the value of χN should be larger than 10.5 in order to maintain an ordered structure, which sets the limit of domain spacing for block copolymers. To decrease the value of N, blocks that result in a higher χ value are selected to form the block copolymer. In the methods, siloxane-based block copolymers have been found to have relatively large χ values, thereby enabling the formation of ordered domain structures with spacings of 25 nm or less.
One drawback of block copolymer self-assembly is that the self-assembled structures may lack long-range order. The methods for making BPM templates also include methods for providing improved long-range order of block copolymer domains. The method, called chemistry-driven self-alignment, employs both a topographic substrate pattern and a chemical affinity layer, such as a PS brush layer. The topographic pattern, consisting of alternatively trenches and lines, provides rough guidance to cause all block copolymer domains to fall within the trench. And the chemical affinity layer, which may attract the majority component in the block copolymer, is used to help promote the fine alignment of the block copolymer domains.
As illustrated in
It should be noted that the chemical affinity techniques may be accomplished not only through the deposition of the polymer brush 225 onto a patterned substrate, but also via the formation of a soft patterned substrate 202.
As shown in
As shown in
As shown in
The block copolymer self-alignment process may also be integrated into a nanoimprinting lithography (NIL) mold fabrication process.
The methods described herein are not limited to BPM-related applications. In principle, they may be used for many other applications with high-resolution templates having a periodic dot pattern, including, but not limited to, CMOS, flash memory, and the like.
These and other aspects of the invention are further described in the non-limiting Examples set forth below.
A 6-inch silicon wafer was cleaned using O2 plasma etching, with the RF power set at 480 W, a pressure of 4,250 mtorr, at a temperature of 100° C. for four minutes, thirty seconds (4.5 min). A polystyrene brush was deposited on the cleaned wafer by spin coating a 1% toluene solution of mono-hydroxyl-terminated polystyrene (PS-OH, Mn 3,700 g/mol) at 3,000 rpm. The wafer was then annealed at 150-180° C. for 6-8 hours under vacuum. The wafer was soaked in toluene 15 minutes, and rinsed with isopropanol (IPA), then blown dry with nitrogen (N2) gas. The wafer was then coated with a ZEP520 resist or PMMA e-beam resist at 3,000 rpm and baked at 180° C. for 5-10 minutes. Although this was not done in the present experiment because the substrate was silicon, one will appreciate that if the wafer was quartz, an additional 5-15 nm of Al may be layered on top of the e-beam resist using ion beam deposition (IBD).
The wafer with the e-beam resist layer was then exposed to an electron beam to transfer a pattern in to the e-beam resist layer, first at a low dose, then to transfer a second pattern into the e-beam resist layer corresponding to the servo zone using a dose at least two times higher than the low dose. The area exposed to the low dose e-beam corresponds to the area where the bit zone should be on the finished master template, and the area exposed to the higher dose e-beam corresponds to where the servo zone should be on the finished master template. The area exposed to the higher dose e-beam (servo zone) was then developed using a first developer. For example, when ZEP520 was used as the resist, IPA was used as the first developer. In an example where the wafer is a quartz substrate overlaid with resist and an Al coat, the Al must first be removed using AZ 400K Developer diluted 1:4. The wafer was exposed to the 400K Developer for around 1 minute, then washed with deionized (DI) water. This developing removed the e-beam resist down to the template substrate surface according to the transferred pattern for the servo zone. The e-beam resist associated with the bit zone remained intact.
The partially developed wafer was then descummed with O2 plasma for 1-2 minutes, then a thin layer of Cr was evaporated as a 5-10 nm-thick hard mask layer. The hard mask layer covered the top surface of the e-beam resist associated with the bit zone and covered the top surface of the e-beam resist in the servo zone that remained after developing. The hard mask layer also capped the template substrate surface exposed during development of the paper formed on the servo zone. This hard mask layer protects the exposed surface of the template substrate materials against subsequent processing. Therefore at conclusion of hard mask application, the hard mask layer covers the upper surface of the e-beam mask in the bit zone, the upper surface of the e-beam resist in the servo zone and the exposed template substrate.
The Cr was removed from the peak portions of the patterned wafer using high angle Ar ion milling at 70° C. for 20-40 seconds. In this example, the Ar had a flow rate of 14 sccm, 625V at 900 mA. After removing Cr from the peak portions of the patterned wafer, the patterned wafer was developed in a second developer. In this example, ZED N50 was used, which one of ordinary skill in the art will appreciate is weaker than the IPA used as the first developer. The wafer was then descummed with O2 plasma for 1-2 minutes to remove any remaining developer.
After descumming the patterned and developed wafer, the e-beam resist was stripped from both the bit zone and the servo zone by soaking the wafer in EBR solvent for 1.5 hours, and ultrasonicated for 30 minutes as 40 kHz. The wafer was then rinsed with EBR and dried with N2 gas. A 1% toluene solution containing PS-b-PMMA BCP was spin-coated onto the wafer at 2000-3000 rpm. The wafer was annealed at a 160-180° C. for 12-24 hours under vacuum. To remove the PMMA blocks, the wafer was exposed to deep UV light for 10 minutes and then soaked in acetic acid for another minute, rinsed with DI water and blown dry with N2 gas. One having ordinary skill in the art will appreciate that PS-b-PMMA was chosen as the BCP because its blocks fit the bit zone pattern previously formed by e-beam lithography. The BCP will not effectively pattern the servo zone area of the wafer. One will also appreciate that the BCP pattern may be density multiplied in order to increase areal density.
A thin layer of Cr was evaporated onto the patterned wafer as a hard mask layer having a thickness of 5-10 nm on the template substrate surface exposed in the bit zone and on the remaining BCP surface. The hard mask layer was then removed from the surface of the remaining BCP using Cr lift-off techniques. Either wet or dry Cr lift-off techniques may be used. The wafer was then exposed to RIE or IBE using 9 sccm of CHF3 and 1 sccm of O2 for 35 seconds at 300V and 500 mA to remove the remaining BCP. The pattern, including the patterns for the servo and bit zones, was transferred from the Cr hard marks into the wafer substrate. Any remaining Cr residue was then removed using a wet lift-off process.
The various aspects presented throughout this disclosure are provided to enable one of ordinary skill in the art to practice the present invention. Various changes, alterations, modifications to the compounds and apparatus presented throughout this disclosure will be readily apparent to those skilled in the art, and the concepts disclosed herein may be extended to other compounds and apparatus. Thus, the claims are not intended to be limited to the various aspects of this disclosure, but are to be accorded the full scope consistent with the language of the claims. All structural and functional equivalents to the elements of the various aspects described throughout this disclosure that are known or later come to be known to those of ordinary skill in the art are expressly incorporated herein by reference and are intended to be encompassed by the claims. Moreover, nothing disclosed herein is intended to be dedicated to the public regardless of whether such disclosure is explicitly recited in the claims. No claim element is to be construed under the provisions of 35 U.S.C. §112, sixth paragraph, unless the element is expressly recited using the phrase “means for” or, in the case of a method claim, the element is recited using the phrase “step for.”
Wan, Lei, Xiao, ShuaiGang, Yang, Xiaomin, Xu, Yuan
Patent | Priority | Assignee | Title |
10101660, | Nov 11 2015 | Samsung Electronics Co., Ltd.; Tokyo Ohka Kogyo Co., Ltd. | Methods of forming patterns of semiconductor devices |
10410914, | May 28 2014 | ASML Netherlands B.V. | Methods for providing lithography features on a substrate by self-assembly of block copolymers |
10529366, | Apr 11 2017 | Seagate Technology LLC | Sidewall guided directed self assembly data storage medium |
10981304, | Jun 05 2016 | OKINAWA INSTITUTE OF SCIENCE AND TECHNOLOGY SCHOOL CORPORATION | Method of nanoscale patterning based on controlled pinhole formation |
9064522, | Jun 24 2013 | Kabushiki Kaisha Toshiba | Stamper and method of manufacturing bit patterned medium using stamper |
9064821, | Aug 23 2013 | Taiwan Semiconductor Manufacturing Co. Ltd. | Silicon dot formation by self-assembly method and selective silicon growth for flash memory |
9281203, | Aug 23 2013 | Taiwan Semiconductor Manufacturing Co., Ltd. | Silicon dot formation by direct self-assembly method for flash memory |
9299609, | Jul 23 2014 | Seagate Technology LLC | Hard-mask defined bit pattern substrate |
9385136, | Aug 23 2013 | TAIWAN SEMICONDUCTOR MANUFACTURING CO , LTD | Silicon dot formation by self-assembly method and selective silicon growth for flash memory |
9541830, | Sep 06 2011 | Cornell University | Block copolymers and lithographic patterning using same |
9773520, | Jan 17 2014 | Seagate Technology LLC | Imprint pattern guided self-assembly of lamellar block copolymer for BPM |
9837274, | Jul 23 2014 | Seagate Technology LLC | Hard-mask defined bit pattern substrate |
9865294, | Sep 22 2015 | Seagate Technology LLC | Servo integrated BPM template |
9928867, | Jan 31 2011 | Seagate Technology LLC | Templates for patterned media |
Patent | Priority | Assignee | Title |
6822833, | Jun 21 2002 | Seagate Technology LLC | Disc drive magnetic component with self assembled features |
7029773, | Oct 10 2003 | Seagate Technology LLC | Method and system for magnetic recording using self-organized magnetic nanoparticles |
7041394, | Mar 15 2001 | Seagate Technology LLC | Magnetic recording media having self organized magnetic arrays |
7344773, | Nov 09 2004 | Samsung Electronics Co., Ltd. | Methods of forming nanoparticle based monolayer films with high particle density and devices including the same |
7351445, | Feb 24 2003 | Hitachi, Ltd. | Magnetic recording media and method of forming them |
7416991, | May 11 2006 | Western Digital Technologies, INC | High resolution patterning of surface energy utilizing high resolution monomolecular resist for fabrication of patterned media masters |
7622367, | Jun 04 2004 | The Board of Trustees of the University of Illinois | Methods and devices for fabricating and assembling printable semiconductor elements |
7790350, | Jul 30 2007 | GLOBALFOUNDRIES U S INC | Method and materials for patterning a neutral surface |
7964107, | Feb 08 2007 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Methods using block copolymer self-assembly for sub-lithographic patterning |
20020132083, | |||
20030091752, | |||
20030091865, | |||
20030194582, | |||
20040071924, | |||
20060222898, | |||
20080176749, | |||
20080299353, | |||
20090087664, | |||
20090196488, | |||
20090260750, | |||
20090308837, | |||
20100124629, | |||
20100124638, | |||
20100165512, | |||
20100178615, | |||
WO4001756, | |||
WO2006118677, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Oct 29 2010 | Seagate Technology LLC | (assignment on the face of the patent) | / | |||
Feb 11 2011 | YANG, XIAOMIN | Seagate Technology LLC | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 025810 | /0878 | |
Feb 11 2011 | XU, YUAN | Seagate Technology LLC | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 025810 | /0878 | |
Feb 14 2011 | XIAO, SHUAIGANG | Seagate Technology LLC | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 025810 | /0878 | |
Feb 14 2011 | WAN, LEI | Seagate Technology LLC | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 025810 | /0878 |
Date | Maintenance Fee Events |
Aug 17 2017 | M1551: Payment of Maintenance Fee, 4th Year, Large Entity. |
Aug 12 2021 | M1552: Payment of Maintenance Fee, 8th Year, Large Entity. |
Date | Maintenance Schedule |
Mar 18 2017 | 4 years fee payment window open |
Sep 18 2017 | 6 months grace period start (w surcharge) |
Mar 18 2018 | patent expiry (for year 4) |
Mar 18 2020 | 2 years to revive unintentionally abandoned end. (for year 4) |
Mar 18 2021 | 8 years fee payment window open |
Sep 18 2021 | 6 months grace period start (w surcharge) |
Mar 18 2022 | patent expiry (for year 8) |
Mar 18 2024 | 2 years to revive unintentionally abandoned end. (for year 8) |
Mar 18 2025 | 12 years fee payment window open |
Sep 18 2025 | 6 months grace period start (w surcharge) |
Mar 18 2026 | patent expiry (for year 12) |
Mar 18 2028 | 2 years to revive unintentionally abandoned end. (for year 12) |