In using ni(P) and sn-rich solders in pb free interconnections, the prevention and control of the formation of intermetallic compound inclusions can be achieved through a reaction-preventative or control layer that is positioned on top of an electroless ni(P) metallization, such as by application of a thin layer of sn on the ni(P) or through the application of a thin layer of Cu on the ni(P).
|
1. A process for inhibiting intermetallic inclusions in the fabrication of integrated circuit interconnection structures, comprising providing stacked layers on said integrated circuit comprising as a first layer an electroless ni(P) coating, and as a second layer, a metal selected from sn or Cu, and as a third layer, a sn rich pb-free solder and subjecting said stacked layers to a fusion temperature excursion to fuse said stacked layers together and wherein said second layer ranges in thickness from 0.1 to 5.0 microns and said third layer is a material from the group sn, sn-3.5% Ag, sn-0.7% Cu, sn-3% Bi, sn-3.5%-0.7% Cu, sn-3.5% Ag-3% Bi, sn-8%-Zn-3% Bi, sn-3.5% Ag-0.7% Cu-0.5% Sb, sn-2.5% Ag-0.5% Cu.
|
This application is a continuation application of parent application Ser. No. 10/903,365 Filed: Jul. 30, 2004 now abandoned the contents of which are incorporated in their entirety into this continuation application.
The invention is related to the fabrication of high reliability integrated circuit interconnection structures with lead free solder and in particular to the prevention of the formation of intermetallic compound inclusions that form during reflow connecting where electroless Ni(P) metallization is present.
In integrated circuit interconnection structures, a stack of layers are assembled in which the individual metal layers provide different functions. There are situations where efforts are required to prevent unwanted interaction between layers. There is such a situation in connection with the use of lead free solder and in particular to the prevention of the formation of intermetallic compound inclusions that form during reflow connecting where electroless Ni(P) metallization is present.
Electroless nickel-phosphorus (Ni—P) films are widely used in the microelectronic industry for several types of metallizations. They have such characteristics as excellent solderability, corrosion resistance, uniform thickness and selective deposition.
The electroless nickel phosphorous technology and its applications is well known and described in such publications as: Wiegele et al, in the Proceedings of IEEE Electronic Component and Technology Conference, 1998, p. 861; Mei et al in the Proceedings of the IEEE Electronic Component and Technology Conference, 1998, p. 952; Lin et al in the Proceedings of IEEE Electronic Component and Technology Conference, 2001, p. 455; K. C. Hung in the Proceedings of IEEE Electronic Component and Technology Conference, 2002, p. 1650; and O. Villalobos in the Proceedings of IEEE Electronic Component and Technology Conference, 2002, p. 732.
In this technology, when an Ni—P film reacts with Sn—Pb eutectic solder, a part of the film underneath the solder crystallizes into Ni3P with a (P-rich layer); that forms at about the reflow temperature of about 200˜240° C. This low temperature reaction is referred to in the art as “solder reaction-assisted crystallization” and is described in a publication by Kim et al in the J Appl. Phys 85, 8456(1999). The “solder reaction-assisted crystallization” is different from the well known self-crystallization of Ni—P that occurs at a higher temperature.
The solder reaction-assisted crystallization is accompanied by the formation of inclusions of Ni—Sn intermetallic compounds and the formation of voids in the layer known as Kirkendall voids as described by Hung et al in the Mater. Res. publication Vol. 15, pg 2534, (2000); and by P. L. Liu et al in the Metall. Mater. Trans. publication Vol. A 31A, pg 2857, (2000).
Such interfacial reactions affect reliability and are often attributed as being the source of formation of a weak and brittle interface between Ni—P and Sn—Pb solder, as described in publications by; R W Wiegele et al. in the Proceedings of IEEE Electronic Component and Technology Conference, 1998, p. 861; by Mei et al in the Proceedings of the IEEE Electronic Component and Technology Conference, 1998, p. 9520 and by Villalobos in the Proceedings of IEEE Electronic Component and Technology Conference, 2002, p. 732.
When Sn—Pb solder is replaced by Sn-rich Pb-free solders, the reliability issue of the Ni—P interface is expected to be even more important since Pb-free solders have a higher
Sn content and a higher reflow temperature as described by K. C. Hung in the Proceedings of the IEEE Electronic Component and Technology Conference, 2002, p. 1650; and by. K. Zeng et al. in Materials Science and Engineering R 38, 55 (2002).
Electroless Ni(P) is a good candidate as a reaction barrier for Pb-free, Sn-rich solders, because the intermetallic compounds forming on an electroless Ni(P) surface tend to grow more slowly than on Cu metallization during soldering.
However, severe inclusions or spalling of intermetallic compounds from Ni(P) have been reported by Kang et al in the Proceedings of the 51st ECTC May 2001 pgs 448-454; when P-free solders such as pure Sn, Sn-3.5Ag, Sn-3.5Ag-3Bi (in weight %) are applied in a form of solder paste onto an electroless Ni(P) layer. Typical examples of intermetallic compounds inclusions occur where for example Sn-3.5Ag solder paste is applied on an Ni(P) layer and reflowed at 250 C for durations of between 2 min and 10 min. A further example of intermetallic compound spalling occurs when Sn solder is electroplated onto Ni(P) and the reflow condition is severe such as for 10 min reflow at 250 C or the Ni(P) is electroless Ni(P).
The delamination or spalling of intermetallic compounds at the soldering interface is a reliability risk factor in thermo-mechanical solder joints.
There have been earlier efforts involving such metals as Au,Ag and Pd. In those efforts a thin layer of Au on top of Ni(P) metallization did not protect the Ni(P) and therefore intermetallic compound formation or spalling was observed. In the case of an Au layer, the dissolution rate of Au into the molten Sn-rich solder, such as Sn-3.5% Ag, is expected to be so rapid that it can not protect the Ni(P) metallization. A similar situation would be expected with a thin layer of Ag or Pd on top of Ni(P) metallization.
In accordance with the invention where it is desired to control and suppress a reaction between Ni(P) and Sn-rich solders where an intermetallic compound inclusion may form adjacent to an electroless Ni(P) layer due to the P atoms that exist in Ni(P) and which would result in poor adhesion, control and suppression can be achieved through a control or protective layer on top of the electroless Ni(P) metallization such as by application of a thin layer of Sn on the Ni(P) or through the application of a thin layer of Cu on the Ni(P).
Referring to
As reflow time is extended, intermetallic compound growth and separation from the interface, becomes more enhanced, as shown in
Referring to
It is considered that
The causes of the compound formations and resulting separations have been attributed to effects of poor adhesion between the P-rich layer on the Ni(P), intermetallic compound inclusions or spalling and insufficient protection of the Ni(P) layer during the reflow soldering operation.
Protection for the Ni(P) metallization can be provided through applying a protective layer directly on and over the Ni(P).
Referring to
The materials useable with the protective layer 50 when applied on top of the Ni(P)metallization include Sn-rich Pb-free solders, such as pure Sn, Sn-3.5% Ag, Sn-0.7% Cu, Sn-3% Bi, Sn-3.5%-0.7% Cu, Sn-3.5% Ag-3% Bi, Sn-8%-Zn-3% Bi, Sn-3.5% Ag-0.7% Cu-0.5% Sb; Sn 2.5% Ag-0.5% Cu; Pb bearing solders such as 63% Sn-37% Pb, 60% Sn-40% Pb, 63% Sn-37% Pb-2% Ag.
As shown in
The protective layer 50 on top of Ni(P) metallization wets well the Sn-rich solder and forms Ni—Sn or Ni—Cu—Sn intermetallic compounds that operate to protect the Ni(P).
There is however a limitation in prolonged, extended reflow. As the time is extended, undesired separation progressvely appears. This is illustrated in
The effectiveness of a control or protective layer of the positioned at the interface 5 between the electroless Ni(P) layer and the metalliation 1 is illustrated in connection with side by side photomicrograph views in
Considering
Considering
Considering
What has been described is the suppression of a reaction that forms intermetallic compound inclusions between Ni(P) and Sn-rich solders in Pb free interconnections that is achieved through a reaction preventive or control layer that is positioned on top of an electroless Ni(P) metallization, such as by application of a thin layer of Sn on the Ni(P) or through the application of a thin layer of Cu on the Ni(P).
Thus, taking all of the foregoing into account, the invention in one claimed embodiment comprises a process for inhibiting intermetallic inclusions in the fabrication of integrated circuit interconnection structures, by providing stacked layers on the integrated circuit comprising as a first layer an electroless Ni(P) coating, and as a second layer, a metal selected from Sn or Cu, and as a third layer, a Sn rich Pb-free solder and subjecting the stacked layers to a fusion temperature excursion to fuse the stacked layers together and wherein the second layer ranges in thickness from 0.1 to 5.0 microns and the third layer is a material from the group Sn, Sn-3.5% Ag, Sn-0.7% Cu, Sn-3% Bi, Sn-3.5%-0.7% Cu, Sn-3.5% Ag-3% Bi, Sn-8%-Zn-3% Bi, Sn-3.5% Ag-0.7% Cu-0.5% Sb, Sn-2.5% Ag-0.5% Cu.
Shih, Da-Yuan, Kang, Sung Kwon, Son, Yoon-chul
Patent | Priority | Assignee | Title |
Patent | Priority | Assignee | Title |
6596621, | May 17 2002 | Veeco Instruments INC | Method of forming a lead-free tin-silver-copper based solder alloy on an electronic substrate |
6716738, | Jul 27 2002 | Korea Advanced Institute of Science and Technology | Method of fabricating multilayered UBM for flip chip interconnections by electroplating |
20030096494, | |||
20050032362, | |||
20050202180, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Jan 23 2007 | International Business Machines Corporation | (assignment on the face of the patent) | / | |||
Jun 29 2015 | International Business Machines Corporation | GLOBALFOUNDRIES U S 2 LLC | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 036550 | /0001 | |
Sep 10 2015 | GLOBALFOUNDRIES U S 2 LLC | GLOBALFOUNDRIES Inc | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 036779 | /0001 | |
Sep 10 2015 | GLOBALFOUNDRIES U S INC | GLOBALFOUNDRIES Inc | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 036779 | /0001 | |
Nov 27 2018 | GLOBALFOUNDRIES Inc | WILMINGTON TRUST, NATIONAL ASSOCIATION | SECURITY AGREEMENT | 049490 | /0001 | |
Oct 22 2020 | GLOBALFOUNDRIES Inc | GLOBALFOUNDRIES U S INC | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 054633 | /0001 | |
Nov 17 2020 | WILMINGTON TRUST, NATIONAL ASSOCIATION | GLOBALFOUNDRIES U S INC | RELEASE BY SECURED PARTY SEE DOCUMENT FOR DETAILS | 056987 | /0001 | |
Nov 17 2020 | WILMINGTON TRUST, NATIONAL ASSOCIATION | GLOBALFOUNDRIES Inc | RELEASE BY SECURED PARTY SEE DOCUMENT FOR DETAILS | 054636 | /0001 |
Date | Maintenance Fee Events |
Jan 30 2014 | ASPN: Payor Number Assigned. |
Sep 21 2017 | M1551: Payment of Maintenance Fee, 4th Year, Large Entity. |
Nov 29 2021 | REM: Maintenance Fee Reminder Mailed. |
May 16 2022 | EXP: Patent Expired for Failure to Pay Maintenance Fees. |
Date | Maintenance Schedule |
Apr 08 2017 | 4 years fee payment window open |
Oct 08 2017 | 6 months grace period start (w surcharge) |
Apr 08 2018 | patent expiry (for year 4) |
Apr 08 2020 | 2 years to revive unintentionally abandoned end. (for year 4) |
Apr 08 2021 | 8 years fee payment window open |
Oct 08 2021 | 6 months grace period start (w surcharge) |
Apr 08 2022 | patent expiry (for year 8) |
Apr 08 2024 | 2 years to revive unintentionally abandoned end. (for year 8) |
Apr 08 2025 | 12 years fee payment window open |
Oct 08 2025 | 6 months grace period start (w surcharge) |
Apr 08 2026 | patent expiry (for year 12) |
Apr 08 2028 | 2 years to revive unintentionally abandoned end. (for year 12) |