Low-power pulse width encoding scheme and counter-less shift register that may be employed therewith

Abstract

A method of decoding an encoded signal includes steps of receiving the encoded signal, creating a decoding signal by delaying the encoded signal by a predetermined amount of time Δ, sampling the encoded signal using the decoding signal, and determining a value of each of a plurality of decoded bits represented by the encoded signal based on the sampling. Also, a method of operating a shift register wherein the shift register has an initialization state wherein a first binary symbol is stored in a first position and a second binary symbol different than the first binary symbol is stored in each of one or more intermediate positions and a last position. The method includes determining that the shift register is full responsive to detecting that the first binary symbol has been stored in either one of the intermediate positions or the last position.

Description

CROSS-REFERENCE TO RELATED APPLICATIONS

This application claims priority under 35 U.S.C. §119(e) from provisional U.S. patent application No. 61/522,072, filed Aug. 10, 2011, the contents of which are incorporated herein by reference.

BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention pertains to data encoding schemes, and, in particular, to a data encoding scheme and associated decoding method and device that does not employ a digital clock or system clock signal. The present invention also pertains to a counter-less shift register that may be employed in connection with the data encoding scheme of the present invention.

2. Description of the Related Art

In a wireless serial data transmission system, a data stream in the form of a series of binary symbols (e.g., 1s and 0s) is typically transmitted from a transmitter device to a receiver device by: (i) encoding the data stream and thereby generating an encoded data signal (by converting the series of binary symbols to an analog form according to an encoding scheme), (ii) transmitting the encoded data signal, from the transmitter device to the receiver using an appropriate modulation technique, (iii) receiving and demodulating the transmitted signal at the receiver device in order to obtain the original encoded data signal, and (iv) decoding the encoded data signal in the receiver device to extract/obtain the original data stream (the series of binary symbols) from the encoded signal. In current data transmission methods, the receiving device extracts/obtains the original data stream from the encoded signal using an explicit clock signal that is common to the transmitter device and the receiver device. The explicit clock signal is either separately generated using additional clock circuitry provided as part of the receiver device or extracted from the transmitted data.

For example, one type of prior art encoding technique is known as pulse width coding (PWC) or poise interval encoding (PIE). In PWC and PIE, each bit of data/binary symbol (e.g., each 1 and 0) is represented by an energy pulse having a certain duration. For instance, a 1 may be represented by a pulse having a width equal to 5 clock pulses and a 0 may be represented by a pulse having a width equal to 3 clock pulses. Thus, determining the number of clock pulses within each received, energy pulse enables that energy pulse to be decoded as either a binary 1 or a binary 0. FIG. 1 is a schematic diagram representing such a PWC or PIE scheme. As will be appreciated, such a scheme requires a local, high frequency clock signal at the receiver device, which in turn leads to a high power requirement at the receiver device.

As another example, in Manchester encoding, the clock signal is provided within the code itself, allowing the clock to be extracted at the receiving end by sampling the received signal and counting the number of samples within each symbol received. This means that there must be a clock present at the receiver device that provides a sampling signal at a higher bit rate than the incoming data stream, which in turn leads to a high power requirement at the receiver device.

Power consumption is a major concern in many electronic systems. For example, power consumption is a major concern in UHF passive RFID tag systems, wherein the operating range of such systems mainly depends on the power consumption of the RFID tags. Many current UHF passive RFID tag systems employ PIE, wherein the tag includes a PIE decoder module. The PIE decoder module in known to consume a significant amount of power due to the fact, as described above, it uses a high frequency oscillator to determine the width of each portion of the encoded signal, in order to distinguish a 1 bit from a 0 bit.

There is thus a need for an encoding scheme and associated decoder module that eliminates the use of a high power consuming clock (e.g., a high frequency clock), thereby lower power consumption at the receiving end.

SUMMARY OF THE INVENTION

In one embodiment, a method of decoding an encoded signal is provided that includes steps of receiving the encoded signal, creating a decoding signal by delaying the encoded signal by a predetermined amount of time Δ, sampling the encoded signal using the decoding signal, and determining a value of each of a plurality of decoded bits represented by the encoded signal based on the sampling.

In another embodiment, a decoder circuit for decoding an encoded signal is provided that includes means for creating a decoding signal by delaying the encoded signal by a predetermined amount of time Δ, and means for sampling the encoded signal using the decoding signal and determining a value of each of a plurality of decoded bits represented by the encoded signal based on the sampling.

In still another embodiment, a method of encoding a data signal including a plurality of first symbols and a plurality of second symbols is provided that includes creating an encoded signal based on the data signal, wherein in the encoded signal each of the first symbols is represented by a first square wave having a first period P_o and a first duty cycle D_o and each of the second symbols is represented by a second square wave having a second period P₁ and a second duty cycle D₁, and wherein D₁>D_o and P₁≧P_o.

In yet another embodiment, a method of operating a shift register having n sequentially arranged storage positions comprising a first position, a last position and one or more intermediate positions between the first position and the last position is provided, wherein a bit array stored by the shift register will shift by one position each time that at new bit is loaded into the first position. The method includes causing the shift register to be in an initialization state wherein a first binary symbol is stored in the first position and a second binary symbol different than the first binary symbol is stored in each of the one or more intermediate positions and the last position, and determining that the shift register is full responsive to detecting that the first binary symbol has been stored in either one of the intermediate positions or the last position.

These and other objects, features, and characteristics of the present invention, as well as the methods of operation and functions of the related elements of structure and the combination of parts and economies of manufacture, will become more apparent upon consideration of the following description and the appended claims with reference to the accompanying drawings, all of which form a part of this specification, wherein like reference numerals designate corresponding parts in the various figures. It is to be expressly understood, however, that the drawings are for the purpose of illustration and description only and are not intended as a definition of the limits of the invention.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a schematic diagram representing a prior art PWC or PIE scheme;

FIG. 2 is a schematic diagram representing a low-power pulse width coding scheme according to an exemplary embodiment of the present invention;

FIG. 3 is a schematic diagram representing how a signal encoded using the scheme of FIG. 2 may be decoded according to an embodiment of the present invention;

FIG. 4 is a schematic diagram of a decoder circuit according to an exemplary embodiment of the present invention;

FIGS. 5A, 5B, 6A, 6B, 6C, 6D, 6E, 6F, 7A, and 7B are schematic diagram representing operation of a counteless shift register according to various exemplary embodiments;

FIG. 8 is a schematic diagram of an RFID system according to an exemplary embodiment of the present invention; and

FIG. 9 is a schematic diagram of showing portions of an RFID tag forming part of the RFID system of FIG. 8.

DETAILED DESCRIPTION OF EXEMPLARY EMBODIMENTS

As used herein, the singular form of “a”, “an”, and “the” include plural references unless the context clearly dictates otherwise. As used herein, the statement that two or more parts or components are “coupled” shall mean that the parts are joined or operate together either directly or indirectly, i.e., through one or more intermediate parts or components, so long as a link occurs. As used herein, “directly coupled” means that two elements are directly in contact with each other. As used herein, “fixedly coupled” or “fixed” means that two components are coupled so as to move as one while maintaining a constant orientation relative to each other.

As used herein, the word “unitary” means a component is created as a single piece or unit. That is, a component that includes pieces that are created separately and then coupled together as a unit is not a “unitary” component or body. As employed herein, the statement that two or more parts or components “engage” one another shall mean that the parts exert a force against one another either directly or through one or more intermediate parts or components. As employed herein, the term “number” shall mean one or an integer greater than one (i.e., a plurality).

Directional phrases used herein, such as, for example and without limitation, top, bottom, left, right, upper, lower, front, back, and derivatives thereof, relate to the orientation of the elements shown in the drawings and are not limiting upon the claims unless expressly recited therein.

In one aspect, the present invention provides a low-power pulse width coding scheme and associated decoding method, and apparatus wherein a decoding mechanism is created from the encoded signal and is used to decode the encoded signal. This enables the decoding to be performed without the need for a high frequency clock signal, and thus reduces the power consumption of the decoder unit, in particular, as described in detail below, the decoding mechanism is created from the encoded signal by creating a decoding signal by delaying the encoded signal, preferably using only passive components in the form of a delay line or buffer or similar element. That decoding signal is then used to sample the encoded signal in order to decode the encoded signal. Thus, the low-power pulse width coding scheme of the present invention is an auto correlating scheme that reduces power consumption wherein the original encoded signal provides the decoding mechanism for the scheme.

The pulse width coding scheme of the present invention will now be described with reference to FIG. 2 in connection with an exemplary embodiment thereof. As seen in FIG. 2, in the low-power pulse width coding scheme of the exemplary embodiment, the binary symbol “0” is represented by a square wave having a period P₀ and a duty cycle D₀ and the binary symbol “1” is represented by a square wave having a period P₁ and a duty cycle D₁. As used herein, the term “square wave” shall mean a signal that begins at a first level (e.g., logic high) and then, at some point within the square wave, switches from the first level to the a second level (e.g., logic low) different than the first level for the duration of the square wave (i.e., for the duration of the signal period). As used herein, the term “period” shall mean the amount of time in a square wave measured from the beginning of the first level to the end of the second level, and shall define one full cycle of the square wave. As used herein, the term “duty cycle” shall mean the amount of time in a square wave wherein the signal has a particular, predetermined one of the two levels therein, i.e., the first level or the second level, depending on the implementation. Thus, in FIG. 2, the waveform presented represents an example 8-bit input symbol data stream “01011010” in the present encoding scheme.

In addition, according to an aspect of the pulse width coding scheme of the present invention. D₀<<D₁ and P₀≦P₁. In other words, the duty cycle D₁ must be at least a predetermined amount greater than the duty cycle D₀, and the period P₁ must be greater than or equal to the period P₀. The predetermined amount by which D1 must be greater than D₀ will be determined based on the delay value (Δ) of the embedded buffer element in the design as in FIG. 4. In various particular embodiments, the predetermined amount by which D1 must be greater than D₀ is at least 5%, at least 10%, at least 20% or at least 50%. In addition, for passive wireless devices (e.g., RFID tags) that harvest energy transmitted by a transmitter device (e.g., an RFID interrogator), it is preferable that P₀<<P₁. In various particular embodiments, the predetermined amount by which P1 must be greater than P₀ is at least 5%, at least 10%, at least 20% or at least 50%.

In order to decode an encoded signal that was encoded using the scheme just described, a decoding signal is created by delaying the encoded signal by a time Δ, and the encoded signal is sampled using the decoding signal. In particular, as shown in FIG. 3, according to this sampling technique, the decoded binary symbol (the decoded bit) at each portion of the encoded signal (each portion corresponding to a square wave period) is the value (logic high or logic low) in the encoded signal that corresponds in time to each rising edge of the decoding signal. In the present invention, for the decoding to function properly, D₀<Δ<D₁. Thus, in a wireless serial data transmission system that employs a transmitter device and a receiver device and that employs the pulse width coding scheme of the present invention, data is communicated from the transmitter device to the receiver device as follows: (i) a data stream in the form of a series of binary symbols (i.e., 1s and 0s) is encoded using the scheme described above to generated an encoded data signal (ii) the encoded data signal is transmitted from the transmitter device to the receiver using an appropriate modulation technique (i.e., the encoded data signal is used to modulate a carrier), (iii) the transmitted signal is received and demodulated at the receiver device in order to obtain the original encoded data signal, (v) the receiver device creates a decoding signal from the encoded data signal as just described (by delaying the encoded data signal), and (v)) the receiver device decodes the encoded data signal to extract/obtain the original data stream (the series of binary symbols) by sampling the encoded data signal using the decoding signal.

FIG. 4 is a schematic diagram of a decoder circuit 5 according to one non-limiting, exemplary embodiment that may be used to decode and encoded signal that was encoded using the scheme of the present invention. As seen in FIG. 3, decoder circuit 5 is implemented as a digital circuit, and includes a delay buffer 10 that introduces a time delay equal to Δ, a D flip-flop 15 having D and clock (Clk) inputs and a Q output, and a storage register 20 (e.g., a shift register) that is coupled to the Q output of D flip-flop 15. The encoded signal to be decoded is fed to both the D input of D flip-flop 15 and the input of delay buffer 10. The output of delay buffer 10, which is the decoding signal described above, is fed to the clock (Clk) input of D flip-flop 15. In operation, with each rising edge of the decoding signal, (created by the delay buffer 10), the value (logic high or logic low) of the encoded signal will appear on the Q output of D flip-flop 15 as the decoded bit output. The decoded bit output is then stored in a serial manner in storage register 20. It should be noted that decoder circuit 5 does not need a clock signal, and thus consumes less power than a decoder that requires a high frequency clock signal.

The present inventors implemented and tested an embodiment of the present invention (including an embodiment of decoder circuit 5) wherein P₀=P₁=25 μs, D₀=0.4 ns, D₁=20 μs, and Δ=0.5 ns. The present inventors also compared the performance of that embodiment to a conventional clocked PIE decoder. Post layout power simulation results were obtained using Cadence Encounter using 45 nm PTM library for 1.1 V V_DD on Linux Platform. The post layout switching power consumption of the tested embodiment of the present invention was found to be 8.6 nW as compared to 2234 nW for the conventional clocked PIE decoder. Thus, the switching power consumption of the conventional clocked PIE decoder is about 260 times greater than the decoder of the present invention.

Referring to FIG. 5A, in a further aspect of the present invention and according to one exemplary embodiment, a counter-less shift register 25 is provided. In this exemplary embodiment, shift register 25 is provided within storage positions 30 (identified by the position numbers 0-6 in FIG. 5A), and shift register 25 is structured to store a fixed length data word having n−1 bits. Thus, shift register 25 includes an “extra” storage position 30 that is provided at position 0 (with position 6 being the most significant bit (MSB) and position 1 being the least significant bit (LSB)). The function of the “extra” storage position 30 at position 0 is described in detail below. In order to illustrate the present embodiment, in FIG. 5A, n=7 and the fixed length data word is 6 (n−1 ) bits long. It will be understood, however, that this is meant to be exemplary only and that other values of n may also be used.

In shift register 25, each storage position 30 may be implemented in the form of a suitable flip0flop, such that shift, register 25 comprises a cascade/chain of flip-flops in which the output of each flip-flop is connected to the data input of the next flip-flop in the chain. This will result in a circuit that shifts by one position the bit array stored in it each time that a new bit is loaded into the first position.

In addition, according to an aspect of the present embodiment, shift register 25 is provided with a unique reset/initialization condition, shown in FIG. 5B, wherein the MSB (position 6 in FIG. 5B) is set to 1 (logic high) and ail other storage positions 30 (positions 0-5) are set to 0 (logic high) (i.e., the data word “1000000” is loaded into shift register 25). This unique reset/initialization condition thus provides the ability to easily determine/recognize when storage register 25 is full (i.e., has been fully loaded with the fixed length n−1 bit word) without the need for a counter simply by monitoring the state of the extra storage position 30 at position 0. In particular, after reset/initialization, as data is added to shift register 25, if that position is a 0 (logic low), the storage register 25 is not full. When that position becomes a 1 (logic high), the storage register 25 is full. This is illustrated in FIGS. 6A-6F, which shows the n−1 bit long data word “D₅D₄D₃D₂D₁D₀” being sequentially loaded into shift register 25. As seen in FIGS. 6A-6F, position 0 remains logic low until all of the n−1 bits have been loaded. Counter-less shift register 25 as just described thus removes the need for a counter to determine if and when all of the bits have been loaded into shift register 25.

According to a further embodiment, counter-less shift register 25 may be used to store variable length data, i.e., data words having different lengths (e.g., different operations may be performed based on data length). For example, and without limitation, counter-less shift register 25 may be used to store data words having lengths n−1 (6 bits in the present example; data word “D₅D₄D₃D₂D₁D₀”) and n−2 (5 bits in the present example; data word “D₄D₃D₂D₁D₀”). This is illustrated in FIGS. 7A and 7B. In this embodiment, part of the data word (e.g., the LSB (D₀) thereof) is used to indicate the length of the word currently being loaded into shift register 25. For example, D₀=1 may indicate that a word having a length of n−1 is currently being loaded and D₀=0 may indicate that a word having a length of n−2 is currently being loaded. In operation, immediately following reset/initialization as described above, position 6 (the first loaded position) of shift register 25 is monitored to determine the state of D₀. That state will indicate which one of the storage positions 30 needs to be monitored for a change from 0 to 1 to indicate that the register is full. Thereafter, once determined to be full, the data word can be read out of shift register 25. It will be appreciated that the above is meant to be exemplary only, and that different word lengths (e.g., n−1, n−2, n−3 and n−4) and/or different parts of the data word to indicate current length being loaded (e.g., D₁D₀, wherein 00=n−1, 01=n−2, 10=n−3 and 11=n−4) may also be employed within the scope of the present invention.

FIG. 8 is a schematic diagram of an RFID system 35 according to one particular embodiment that employs both the low-power pulse width coding scheme and associated decoding method and apparatus described herein in connection with FIGS. 1-4 and the counter-less shift register 25 described herein in connection with FIGS. 5A-7B. As is known in the art, RFID systems consist of a number of radio frequency tags or transponders (RFID tags) and one or more radio frequency readers or interrogators (RFID readers). The RFID tags typically include an integrated circuit (IC) chip, such as a complementary metal oxide semiconductor (CMOS) chip, and an antenna connected thereto for allowing the RFID tag to communicate with an RFID reader over an air interface by way of RF signals. In a typical RFID system, one or more RFID readers query the RFID tags for information stored on them, which can be, for example, identification numbers, user written data, or sensed data. RFID systems have thus been applied in many application areas to track, monitor, and manage items as they move between physical locations. Thus, RFID system 35 shown in FIG. 1 includes an RFID reader 40 and a plurality of RFID tags 45.

FIG. 9 is a schematic diagram showing certain selected components/functionality of the RFID tags 45. In the present embodiment, RFID reader 40 is structured to transmit data to the RFID tags 45 using a known cyclic redundant code (CRC) for detecting errors in data transmission. Thus, for communicating information from RFID reader 40 to RFID tags 45, RFID reader 40 will generate a data frame that includes a data bit stream with a CRC bit stream appended thereto, with that data frame being sent to the target RFID tag 45 in encoded, form as described herein (using the low-power pulse width coding scheme). As a result, as seen in FIG. 9, each RFID tag 45 includes a decoding module 50 and a CRC module 55. The decoding module 50 is structured to receive the demodulated version of the encoded signal that was received by RFID tag 45 from RFID reader 40, and decode that signal (thereby obtaining the original data frame that, includes the data bit stream with the CRC bit stream). The CRC module is structured to receive the decoded signal and perform the CRC error checking function on the decoded signal.

Thus, in the embodiment shown in FIG. 9, decoding module 50 includes decoder circuit 5 as described elsewhere herein that may be used to decode an encoded signal that was encoded using the low-power pulse width coding scheme of the present invention. As seen in FIG. 9, the storage register of decoder circuit 5 (labeled 20 in FIG. 4) is implemented in the form of shift register 25 described in detail in connection with FIGS. 5A-7B. Thus, decoding module 50 includes a comparator 60 which monitors the state of the “extra” storage position of shift register 25 in order to determine when shift register 25 is full as described elsewhere herein. When it is determined that shift register 25 is full, the data from shift register 25 (i.e., the data frame that includes the data bit stream with the CRC bit stream) is provided to CRC module 55 so that the appropriate CRC checking can be performed thereon.

In the claims, any reference signs placed between parentheses shall not be construed as limiting the claim. The word “comprising” or “including” does not exclude the presence of elements or steps other than those listed in a claim. In a device claim enumerating several means, several of these means may be embodied by one and the same item of hardware. The word “a” or “an” preceding an element does not exclude the presence of a plurality of such elements. In any device claim enumerating several means, several of these means may be embodied by one and the same item of hardware. The mere fact that certain elements are recited in mutually different dependent claims does not indicate that these elements cannot be used in combination.

Although the invention has been described in detail for the purpose of illustration based on what is currently considered to be the most practical and preferred embodiments, it is to be understood that such detail is solely for that purpose and that the invention is not limited to the disclosed embodiments, but, on the contrary, is intended to cover modifications and equivalent arrangements that are within the spirit and scope of the appended claims. For example, it is to be understood that the present invention contemplates that, to the extent possible, one or more features of any embodiment can be combined with one or more features of any other embodiment.

Claims

1. A method of decoding an encoded signal, comprising:

receiving the encoded signal;

creating a decoding signal by delaying the encoded signal by a predetermined amount of time Δ;

sampling the encoded signal using the decoding signal; and

determining a value of each of a plurality of decoded bits represented by the encoded signal based on the sampling.

2. The method according to claim 1, wherein the plurality of decoded bits represented by the encoded signal each comprise one of a first symbol and a second symbol, wherein the encoded signal represents each first symbol using a first square wave and each second symbol using a second square wave.

3. The method according to claim 2, wherein the first square wave has a first period P_o and a first duty cycle D_o, wherein the second square wave has a second period P₁ and a second duty cycle D₁, and wherein D_o<Δ<D₁.

4. The method according to claim 3, wherein D₁>D_o and P₁≧P_o.

5. The method according to claim 4, wherein D₁ is at least 10% greater than D_o.

6. The method according to claim 5, wherein D₁ is at least 20% greater than D_o.

7. The method according to claim 6, wherein D₁ is at least 50% greater than D_o.

8. The method according to claim 2, wherein the first symbol is a logic low and the second symbol is a logic high.

9. The method according to claim 1, wherein the decoding signal comprises a plurality of rising edges, wherein the sampling comprises determining a second value of the encoded signal at each of the rising edges of the decoding signal, and wherein the determining the value of each of the plurality of decoded bits is based on each of the determined second values.

10. A decoder circuit for decoding an encoded signal, comprising:

means for creating a decoding signal by delaying the encoded signal by a predetermined amount of time Δ; and

means for sampling the encoded signal using the decoding signal and determining a value of each of a plurality of decoded bits represented by the encoded signal based on the sampling.

11. The decoder circuit according to claim 10, wherein the means for creating comprises a delay buffer structured to receive the encoded signal and delay the encoded signal by Δ.

12. The decoder circuit according to claim 10, wherein the means for creating and determining comprises a D flip-flop having a D input, a clock input and a Q output, and wherein the encoded signal is provided to the D input, the decoding signal is provided to the clock input and each of the values is output at the Q output.

13. The decoder circuit according to claim 10, wherein the plurality of decoded bits represented by the encoded signal each comprise one of a first symbol and a second symbol, wherein the encoded signal represents each first symbol using a first square wave and each second symbol using a second square wave.

14. The decoder circuit according to claim 13, wherein the first square wave has a first period P_o and a first duty cycle D_o, wherein the second square wave has a second period P₁ and a second duty cycle D₁, and wherein D_o<Δ<D₁.

15. The decoder circuit according to claim 14, wherein D₁>D_o and P₁≧P_o.

16. The decoder circuit according to claim 15, wherein D₁ is at least 10% greater than D_o.

17. The decoder circuit according to claim 16, wherein D₁ is at least 20% greater than D_o.

18. The decoder circuit according to claim 17, wherein D₁ is at least 50% greater than D_o.

19. The decoder circuit according to claim 13, wherein the first symbol is a logic low and the second symbol is a logic high.

20. The decoder circuit according to claim 10, wherein the decoding signal comprises a plurality of rising edges, wherein the sampling comprises determining a second value of the encoded signal at each of the rising edges of the decoding signal, and wherein the determining the value of each of the plurality of decoded bits is based on each of the determined second values.

21. An rfid tag including a decoder circuit for decoding an encoded signal, the decoder circuit comprising:

means for creating a decoding signal by delaying the encoded signal by a predetermined amount of time Δ; and

means for sampling the encoded signal using the decoding signal and determining a value of a plurality of decoded bits represented by the encoded signal based on the sampling.