A modular interconnect includes an mn-by-mn fully connected, direct broadcast, point-to-point, all-to-all interconnect fabric, wherein the mn-by-mn fully connected, direct broadcast, point-to-point, all-to-all interconnect fabric is non-blocking and congestion free, and wherein m is an integer≧2 and n is an integer≧2. Operating the modular interconnect includes distributing each of mn inputs to each and every one of mn outputs.
|
1. An apparatus, comprising a modular interconnect including an mn-by-mn fully connected, direct broadcast, point-to-point, all-to-all interconnect fabric, wherein the mn-by-mn fully connected, direct broadcast, point-to-point, all-to-all interconnect fabric is non-blocking and congestion free, and wherein m is an integer≧2 and n is an integer≧2,
wherein the interconnect fabric includes no switches and no routers,
wherein the mn-by-mn fully connected, direct broadcast, point-to-point, all-to-all interconnect fabric includes m direct-broadcast, point-to-point n-by-n interconnects each of which is non-blocking and congestion free and
wherein the mn-by-mn fully connected, direct broadcast, point-to-point, all-to-all interconnect fabric includes m electro-optic node interface controllers, each of the m electro-optic node interface controllers coupled to each of the m direct-broadcast, point-to-point n-by-n interconnects.
6. A method, comprising operating a modular interconnect including an mn-by-mn fully connected, direct broadcast, point-to-point, all-to-all interconnect fabric, wherein the mn-by-mn fully connected, direct broadcast, point-to-point, all-to-all interconnect fabric is non-blocking and congestion free, wherein m is an integer≧2 and n is an integer≧2, including distributing each of mn inputs to each and every one of mn outputs,
wherein operating includes inputting n inputs to a first direct-broadcast, point-to-point n-by-n interconnect and inputting n+1 through 2n inputs to a second direct-broadcast, point-to-point n-by-n interconnect and
wherein operating includes distributing a first copy of the n inputs from the first direct-broadcast, point-to-point n-by-n interconnect to a first node interface controller, distributing a second copy of the n inputs from the first direct-broadcast, point-to-point n-by-n interconnect to a second node interface controller, distributing a first copy of the n+1 through 2n inputs from the second direct-broadcast, point-to-point n-by-n interconnect to the first node interface controller and distributing a second copy of the n+1 through 2n inputs from the second direct-broadcast, point-to-point n-by-n interconnect to the second node interface controller.
2. The apparatus of
3. The apparatus of
4. The apparatus of
5. The apparatus of
7. The method of
inputting another n inputs to another direct-broadcast, point-to-point n-by-n interconnect,
distributing a first copy of the another n inputs from the another direct-broadcast, point-to-point n-by-n interconnect to the first node interface controller,
distributing a second copy of the another n inputs from the another direct-broadcast, point-to-point n-by-n interconnect to the second node interface controller,
distributing another copy of the first n inputs from the first direct-broadcast, point-to-point n-by-n interconnect to another node interface controller via a first duplication fan-out device,
distributing another copy of the second n inputs from the second direct-broadcast, point-to-point n-by-n interconnect to the another node interface controller via a second duplication fan-out device and
distributing another copy of the another n inputs from the another direct-broadcast, point-to-point n-by-n interconnect to the another node interface controller via another duplication fan-out device.
|
This application claims a benefit of priority under 35 U.S.C. 119(e) from provisional patent application U.S. Ser. No. 61/633,034, filed Feb. 3, 2012, the entire contents of which are hereby expressly incorporated herein by reference for all purposes.
Most computer interconnects serve a limited number of nodes or endpoints. Larger interconnects are typically built up from smaller interconnect modules by joining one interconnect module to another in the form of trees, fat trees, and other networks of switches (known as switched fabrics) configured in a variety of different topologies.
Each switch in such a network may connect to one or more host computers and connect to one or more storage devices. In addition, there may be switch-to-switch connections and switch-to-concentrator connections. The switch-to-switch connections are typically of higher bandwidth that the switch-to-host or switch-to-storage connections so that data between switches can be distributed to multiple hosts or storage devices. A concentrator, also referred to as a level-2 switch, takes input from one or more switches, forming a bridge between one or more switched fabrics and other devices such as gateways to other data networks. The flow of data in these implementations must be internally managed as to data paths, packing messages for switch-to-switch traffic and unpacking such messages for distribution to individual endpoints (host computers or storage devices).
Referring to
Broadcast distribution module 100 (labeled “DBOI” for direct-broadcast, optical interconnect) distributes information encoded in light (in the preferred embodiment) or other data carrier means from each of the n inputs 110. This broadcast distribution is indicated by the plurality of fan-out and fan-in lines labeled 115. In the preferred embodiment, these lines 115 schematically indicate the broadcast distribution of light broadcast from each of the inputs 110 and collection to each of the output lines 120. The use of “light” in this description is not meant to restrict to optical means as any carrier of information that is capable of being manipulated in the manner indicated by
Note that the number n=32 and the optical fan-out of four were chosen for convenience only. Other choices are possible. For example, a 128-way interconnect might have 16-fold optical or electrical fan-outs leading to 16 output bundles labeled 120 instead of the four depicted in
Still referring to
Note particularly that there are no switches or routing mechanisms inside either module 100 or module 130. That is, data are free to flow from any of the n inputs 110 to any of the n outputs 140 without any impediment. The immediate result is that there can be no data congestion within the interconnect represented by
In practice, module 130 contains additional software and/or hardware to collect, store, and gate the various digital data streams according to encoded destinations as well as flow-control circuitry needed to prevent contention at the output nodes 140. These additional functions to the fan-out and fan-in circuits were described in the above-referenced U.S. Pat. No. 7,970,279.
Referring to
The four modules 200 each have independent inputs 210 of n channels each. As described above, each set is distributed optically (in the preferred embodiment) and presented to the four sets of optical outputs 220 in each interconnect row. The four EONICs 230 receive the four sets of optical inputs and distribute and combine them, as described above, to the four sets of outputs 240. The 4n independent inputs 210 are treated in groups of four such that a data stream presented to the top module 200, for example, cannot appear on any of the three bottom modules 230. Note that the four sections indicated by the sequence of indicators 200, 210, 220, 230, and 240, are not distinguished since they are copies of the same n-by-n interconnect.
Today's computing clusters as envisioned for data centers, cloud computing, and supercomputer applications are meant to serve more than a few dozen nodes or endpoints that are subsumed by a single switched interconnect. Typical methods of interconnect extensions make use of various problematic devices to ensure that each node in a many-node system can be connected to any other node. Note that the possibility of any given node-to-node connection is not necessarily permanently established nor may such a connection be established when desired. For example, the switches and associated routing hardware within, and the software controlling, these switched networks may become internally blocked by message traffic in competing data paths. In addition to data congestion in a switch network, data must often be passed from switch to switch in the form of discrete hops, making the node-to-node communication take place in a series of stages, where delay and blocking may occur at each stage. In addition, the heterogeneous nature of the diverse hardware elements in such a switched fabric of switches adds additional complications and costs to building and maintaining a data center, computing or storage cloud, or supercomputer cluster.
Heretofore, there has been no approach to interconnecting nodes that obviates the above-discussed deficiencies. What is needed is a better technology to interconnect nodes.
There is a need for the following aspects of the present disclosure. Of course, the present disclosure is not limited to these aspects.
According to an embodiment of the present disclosure, an apparatus comprises a modular interconnect including an mn-by-mn fully connected, direct broadcast, point-to-point, all-to-all interconnect fabric, wherein the mn-by-mn fully connected, direct broadcast, point-to-point, all-to-all interconnect fabric is non-blocking and congestion free, and wherein m is an integer≧2 and n is an integer≧2. According to another embodiment of the present disclosure, a method comprises operating a modular interconnect including an mn-by-mn fully connected, direct broadcast, point-to-point, all-to-all interconnect fabric, wherein the mn-by-mn fully connected, direct broadcast, point-to-point, all-to-all interconnect fabric is non-blocking and congestion free, wherein m is an integer≧2 and n is an integer≧2, including distributing each of mn inputs to each and every one of mn outputs.
These, and other, embodiments of the present disclosure will be better appreciated and understood when considered in conjunction with the following description and the accompanying drawings. It should be understood, however, that the following description, while indicating various embodiments of the present disclosure and numerous specific details thereof, is given for the purpose of illustration and does not imply limitation. Many substitutions, modifications, additions and/or rearrangements may be made within the scope of embodiments of the present disclosure, and embodiments of the present disclosure include all such substitutions, modifications, additions and/or rearrangements.
The drawings accompanying and forming part of this specification are included to depict certain embodiments of the present disclosure. A clearer concept of the embodiments described in this application will be readily apparent by referring to the exemplary, and therefore nonlimiting, embodiments illustrated in the drawings (wherein identical reference numerals (if they occur in more than one view) designate the same elements). The described embodiments may be better understood by reference to one or more of these drawings in combination with the following description presented herein. It should be noted that the features illustrated in the drawings are not necessarily drawn to scale.
Embodiments presented in the present disclosure and the various features and advantageous details thereof are explained more fully with reference to the nonlimiting embodiments that are illustrated in the accompanying drawings and detailed in the following description. Descriptions of well known techniques, components and equipment are omitted so as not to unnecessarily obscure the embodiments of the present disclosure in detail. It should be understood, however, that the detailed description and the specific examples are given by way of illustration only and not by way of limitation. Various substitutions, modifications, additions and/or rearrangements within the scope of the underlying inventive concept will become apparent to those skilled in the art from this disclosure.
The below-referenced U.S. patents disclose embodiments that were satisfactory for the purposes for which they are intended. The entire contents of U.S. Pat. Nos. 7,450,857, 7,630,648, 7,796,885, 7,970,279, and 8,081,876 are hereby expressly incorporated by reference herein for all purposes.
The present invention circumvents the need for heterogeneous hardware elements in an interconnect fabric and eliminates the need for switches in the interconnect fabric. The interconnect fabric resulting from this invention can use identical copies of a direct-broadcast interconnect (module) that is strictly non-blocking and congestion free. The basic idea is to connect multiple direct-broadcast interconnect modules in a configuration that allows direct connections between any of the expanded inputs to any of the expanded outputs (nodes) without intermediate switches or re-routing of data. That is, all inputs in the extended system (modular interconnect) are fully connected to all outputs permanently, allowing a continuous and uninterrupted flow of data between any input node and any output node.
Thus, the invention relates generally to the field of interconnects for computer systems and/or their subsystems as well as networks and/or their subsystems. More particularly, the invention relates to extending the number of nodes covered and/or addressed by a single direct-broadcast interconnect to some multiple thereof.
In general, the context of the invention can include the distribution and gathering of data by optical signals, a mix of optical and electrical (digital) signals, as well as purely electrical (digital) signals. The context of the invention can also include the transfer of data by incoherent light and/or coherent light transmissions. The context of the invention can even include the transfer of data by acoustic transmission. The physical context of the invention can include network(s), computer system(s), node(s), circuit board(s) and/or modems, especially for high-speed and high-volume data transfers among and between a plurality of endpoints, computers, computing devices, and/or storage devices.
The invention can include pulse-width modulation and/or demodulation using precision timing to implement a very high-rate transfer. The invention can include free-space transmissions or coaxial cable or data bus or wires for RF and free-space transmissions or light pipes or optical fibers for light.
The invention can include high speed modulation of a carrier by a bit stream, said modulation optionally taking place in an all digital process. The invention can include high speed demodulation of a carrier to recover a bit stream, said demodulation optionally taking place in an all digital process.
The invention can include an all-digital process to modulate and detect a carrier encoded as described above. If present, the analog portion of the modulator and demodulator can be typical phase, frequency, and amplitude devices, well known to practitioners of the art.
Specific exemplary embodiments will now be further described by the following, nonlimiting examples which will serve to illustrate in some detail various features. The following examples are included to facilitate an understanding of ways in which embodiments of the present disclosure may be practiced. However, it should be appreciated that many changes can be made in the exemplary embodiments which are disclosed while still obtaining like or similar result without departing from the scope of embodiments of the present disclosure. Accordingly, the examples should not be construed as limiting the scope of the present disclosure.
Still referring to
Distribution module 300 has, as does module 200 in
This pattern is repeated in each of the subsequent modules as shown by the connections between the remaining broadcast distribution modules 302, 304, and 306 such that such that each broadcast distribution module is connected to each node interface controller and each node interface controller receives connections from each broadcast distribution module. In this way, information presented to any chosen input (with sets of n inputs labeled 310, 312, 314, and 316) may be received at any of the outputs (with n outputs in each of the output sets 340, 342, 344, and 346). In this way, the cross-connected composite (modular) interconnect represented in
The functionality of the node interface controllers in
Referring to
The differences between
Since each broadcast distribution module has only four output bundles (example is line 420) and each node interface controller now has five input bundles (represented by the heads of the several hollow-headed arrows), there must be provided a structure for duplication on at least one (in the example of
The outputs of device 460 are copies of its inputs. One copy is presented on line 458, as stated above, providing the fifth input to node interface controller 436; the second copy is presented on line 459, providing the fifth input to the fifth node interface controller 438. In a similar manner, one output bundle of each of the other four node interface controllers is presented to a duplication device represented by the other four open circles in
In this way, each of the five node interface controllers 430, 432, 434, 436, and 438 receive inputs from each of the broadcast distribution modules 400, 402, 404, 406, and 408 such that all signals present on the entire set of inputs 410, 412, 414, 416, and 418 are presented to each of the five node interface controllers 430, 432, 434, 436, and 438. The functions of the node interface controllers, as explained above, ensure that each of the 5n output lines 440, 442, 444, 446, and 448 are directly connected to each of the 5n input lines 410, 412, 414, 416, and 418. Thus, the extended interconnect shown in
There are intermediate interconnects possible as well as interconnects extended beyond those embodiments shown in
The phrase program elements is intended to mean a sequence of instructions designed for execution on a computer system (e.g., a program and/or computer program, may include a subroutine, a function, a procedure, an object method, an object implementation, an executable application, an applet, a servlet, a source code, an object code, a shared library/dynamic load library and/or other sequence of instructions designed for execution on a computer or computer system).
The term substantially is intended to mean largely but not necessarily wholly that which is specified. The term approximately is intended to mean at least close to a given value (e.g., within 10% of). The term generally is intended to mean at least approaching a given state. The term coupled is intended to mean connected, although not necessarily directly, and not necessarily mechanically.
The terms first or one, and the phrases at least a first or at least one, are intended to mean the singular or the plural unless it is clear from the intrinsic text of this document that it is meant otherwise. The terms second or another, and the phrases at least a second or at least another, are intended to mean the singular or the plural unless it is clear from the intrinsic text of this document that it is meant otherwise. Unless expressly stated to the contrary in the intrinsic text of this document, the term or is intended to mean an inclusive or and not an exclusive or. Specifically, a condition A or B is satisfied by any one of the following: A is true (or present) and B is false (or not present), A is false (or not present) and B is true (or present), and both A and B are true (or present). The terms a and/or an are employed for grammatical style and merely for convenience.
The term plurality is intended to mean two or more than two. The term any is intended to mean all applicable members of a set or at least a subset of all applicable members of the set. The phrase any integer derivable therein is intended to mean an integer between the corresponding numbers recited in the specification. The phrase any range derivable therein is intended to mean any range within such corresponding numbers. The term means, when followed by the term “for” is intended to mean hardware, firmware and/or software for achieving a result. The term step, when followed by the term “for” is intended to mean a (sub)method, (sub)process and/or (sub)routine for achieving the recited result. Unless otherwise defined, all technical and scientific terms used herein have the same meaning as commonly understood by one of ordinary skill in the art to which this present disclosure belongs. In case of conflict, the present specification, including definitions, will control.
The described embodiments and examples are illustrative only and not intended to be limiting. Although embodiments of the present disclosure can be implemented separately, embodiments of the present disclosure may be integrated into the system(s) with which they are associated. All the embodiments of the present disclosure disclosed herein can be made and used without undue experimentation in light of the disclosure. Embodiments of the present disclosure are not limited by theoretical statements (if any) recited herein. The individual steps of embodiments of the present disclosure need not be performed in the disclosed manner, or combined in the disclosed sequences, but may be performed in any and all manner and/or combined in any and all sequences. The individual components of embodiments of the present disclosure need not be formed in the disclosed shapes, or combined in the disclosed configurations, but could be provided in any and all shapes, and/or combined in any and all configurations.
Various substitutions, modifications, additions and/or rearrangements of the features of embodiments of the present disclosure may be made without deviating from the scope of the underlying inventive concept. All the disclosed elements and features of each disclosed embodiment can be combined with, or substituted for, the disclosed elements and features of every other disclosed embodiment except where such elements or features are mutually exclusive. The scope of the underlying inventive concept as defined by the appended claims and their equivalents cover all such substitutions, modifications, additions and/or rearrangements.
The appended claims are not to be interpreted as including means-plus-function limitations, unless such a limitation is explicitly recited in a given claim using the phrase(s) “means for” “mechanism for” and/or “step for”. Subgeneric embodiments of the invention are delineated by the appended independent claims and their equivalents. Specific embodiments of the invention are differentiated by the appended dependent claims and their equivalents.
Patent | Priority | Assignee | Title |
11042416, | Mar 06 2019 | GOOGLE LLC | Reconfigurable computing pods using optical networks |
11122347, | Jul 01 2019 | GOOGLE LLC | Reconfigurable computing pods using optical networks with one-to-many optical switches |
11451889, | Jul 01 2019 | GOOGLE LLC | Reconfigurable computing pods using optical networks with one-to-many optical switches |
11537443, | Mar 06 2019 | GOOGLE LLC | Reconfigurable computing pods using optical networks |
Patent | Priority | Assignee | Title |
5101480, | May 09 1989 | BOARD OF REGENTS ACTING FOR AND ON BEHALF OF THE UNIVERSITY OF MICHIGAN, THE | Hexagonal mesh multiprocessor system |
6445470, | Apr 06 1990 | University of Southern California | Apparatus for simultaneous spatial modulation of incoherent/coherent angulary multiplexed optical beams |
6665495, | Oct 27 2000 | UNWIRED BROADBAND, INC | Non-blocking, scalable optical router architecture and method for routing optical traffic |
7542653, | Aug 29 2006 | Cisco Technology, Inc | Passive fiber organizer for mesh network node interconnections |
7881568, | Aug 01 2000 | TELECOM HOLDING PARENT LLC | Signal interconnect incorporating multiple modular units |
8086101, | Mar 08 2002 | Altera Corporation | Multi-city DWDM wavelength link architectures and methods for upgrading |
20100020806, | |||
20110052120, | |||
WO241663, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Jan 31 2005 | LIGHTFLET CORPORATION | HANSON, BROOK | SECURITY INTEREST SEE DOCUMENT FOR DETAILS | 063749 | /0119 | |
Feb 04 2013 | LightFleet Corporation | (assignment on the face of the patent) | / | |||
May 31 2013 | DRESS, WILLIAM | LightFleet Corporation | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 030556 | /0742 | |
Oct 16 2015 | DRESS, WILLIAM | LightFleet Corporation | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 038562 | /0897 | |
Nov 01 2023 | HANSON, BROOKE | HANSON, BROOKE | BILL OF SALE FOLLOWING SALE IN FORECLOSURE | 065713 | /0113 |
Date | Maintenance Fee Events |
Jun 05 2018 | M2551: Payment of Maintenance Fee, 4th Yr, Small Entity. |
Jun 09 2022 | M2552: Payment of Maintenance Fee, 8th Yr, Small Entity. |
Date | Maintenance Schedule |
Dec 09 2017 | 4 years fee payment window open |
Jun 09 2018 | 6 months grace period start (w surcharge) |
Dec 09 2018 | patent expiry (for year 4) |
Dec 09 2020 | 2 years to revive unintentionally abandoned end. (for year 4) |
Dec 09 2021 | 8 years fee payment window open |
Jun 09 2022 | 6 months grace period start (w surcharge) |
Dec 09 2022 | patent expiry (for year 8) |
Dec 09 2024 | 2 years to revive unintentionally abandoned end. (for year 8) |
Dec 09 2025 | 12 years fee payment window open |
Jun 09 2026 | 6 months grace period start (w surcharge) |
Dec 09 2026 | patent expiry (for year 12) |
Dec 09 2028 | 2 years to revive unintentionally abandoned end. (for year 12) |