Methods and apparatus for reducing autodoping and backside defects on a substrate during epitaxial deposition processes are provided herein. In some embodiments, an apparatus for reducing autodoping and backside defects on a substrate includes a substrate support ring having a substrate holder structure configured to support the substrate in a position for processing along an edge defined by the backside of the substrate and a sidewall of the substrate or along a plurality of discrete points on or proximate to the edge; and a spacer ring for positioning the substrate support ring above a susceptor plate to define a substrate gap region between the susceptor plate and the backside of the substrate, the spacer ring comprising a plurality of openings formed therethrough that facilitate passage of a gas into and out of the substrate gap region.
|
1. An apparatus for supporting a substrate, comprising:
a substrate support ring having a substrate holder structure attached thereto for supporting the substrate in a position for processing, the substrate holder structure configured to support the substrate along an edge defined by the backside of the substrate and a sidewall of the substrate or along a plurality of discrete points on or proximate to the edge; and
a spacer ring for positioning the substrate support ring above a susceptor plate to define a substrate gap region between the susceptor plate and the backside of the substrate, the spacer ring comprising a plurality of openings formed therethrough that facilitate passage of a gas into and out of the substrate gap region.
20. An apparatus for supporting a substrate, comprising:
a substrate support ring having a substrate holder structure attached thereto to support the substrate in a position for processing, the substrate holder structure configured to support the substrate along an edge defined by the backside of the substrate and a sidewall of the substrate or along a plurality of discrete points on or proximate to the edge such that the substrate is supported only by the substrate holder structure; and
a spacer ring, separable from the substrate support ring, disposed under the substrate support ring and configured to be disposed atop a susceptor plate to position the substrate support ring above the susceptor plate to define a substrate gap region between the susceptor plate and the backside of the substrate, the spacer ring comprising a plurality of openings formed therethrough that facilitate passage of a gas into and out of the substrate gap region.
11. An apparatus for depositing an epitaxial layer on a substrate, comprising:
a processing chamber;
a susceptor plate within the processing chamber;
a substrate support ring having a substrate holder structure attached thereto for supporting the substrate in a position for processing, the substrate holder structure configured to support the substrate along an edge defined by the backside of the substrate and a sidewall of the substrate or along a plurality of discrete points proximate the edge;
a spacer ring to position the substrate support ring above the susceptor plate and define a substrate gap region between the susceptor plate and the backside of the substrate when the substrate is supported by the substrate holder structure, wherein the spacer ring comprises a plurality of openings formed therethrough that facilitate passage of a gas into and out of the substrate gap region;
an upper injection manifold for providing reactant gases onto the front side of the substrate;
a lower injection manifold for providing an inert gas into the processing chamber proximate to the substrate gap region; and
a lower exhaust port for removing exhaust gases containing autodopants from the processing chamber.
2. The apparatus of
3. The apparatus of
4. The apparatus of
5. The apparatus of
6. The apparatus of
7. The apparatus of
8. The apparatus of
9. The apparatus of
10. The apparatus of
12. The apparatus of
13. The apparatus of
14. The apparatus of
15. The apparatus of
16. The apparatus of
17. The apparatus of
18. The apparatus of
an upper exhaust port for removing reacted gases and residual reactant gases from a region over the front side of the substrate.
19. The apparatus of
|
This application is a continuation-in-part of co-pending U.S. patent application Ser. No. 11/521,856, filed Sep. 15, 2006, and entitled, “WAFER PROCESSING HARDWARE FOR EPITAXIAL DEPOSITION WITH REDUCED AUTO-DOPING AND BACKSIDE DEFECTS,” which is herein incorporated by reference in its entirety.
1. Field of the Invention
Embodiments of the invention relate to the apparatus and method of using the apparatus for processing semiconductor substrates. In particular, the apparatus and method of using the apparatus for the deposition of an epitaxial semiconductor layer with reduced auto-doping and backside defects.
2. Background
The epitaxial deposition of a low doped semiconductor layer on a highly doped substrate may often result in substantial auto-doping of the epitaxial low doped layer. Referring to
Oxidizing the backside of the substrate 102 may help seal the backside of the P+ substrate 102, thus reducing the out-diffusion of dopant into the wafer-susceptor gap 112. Backsealing may be effective, however this approach may be expensive because the oxide must be deposited and then removed, thus requiring at least two extra steps.
Another approach involves lowering the processing temperature during the epitaxial deposition process, thus substantially lowering the out-diffusion of dopant into the wafer-susceptor gap 112. Although this approach may be effective in reducing auto-doping, it also substantially reduces the rate of epitaxial growth on the substrate 102, thus substantially reducing throughput.
One approach involves adding more dopant to the middle of the wafer to provide a more uniform resistivity across the entire wafer. However, this process is only effective for the deposition of a low resistivity epitaxial layer. The process is limited to an epitaxial layer in the range of only about 1.5 to 3.0 ohm-cm.
Methods and apparatus for reducing autodoping and backside defects on a substrate during epitaxial deposition processes are provided herein. In some embodiments, an apparatus for reducing autodoping and backside defects on a substrate includes a substrate support ring having a substrate holder structure configured to support the substrate in a position for processing along an edge defined by the backside of the substrate and a sidewall of the substrate or along a plurality of discrete points on or proximate to the edge; and a spacer ring for positioning the substrate support ring above a susceptor plate to define a substrate gap region between the susceptor plate and the backside of the substrate, the spacer ring comprising a plurality of openings formed therethrough that facilitate passage of a gas into and out of the substrate gap region.
In some embodiments, an apparatus for depositing an epitaxial layer on a substrate includes a processing chamber; a susceptor plate within the processing chamber; a substrate support ring having a substrate holder structure attached thereto for supporting the substrate in a position for processing, the substrate holder structure configured to support the substrate along an edge defined by the backside of the substrate and a sidewall of the substrate or along a plurality of discrete points proximate the edge; a spacer ring for positioning the substrate support ring above the susceptor plate to define a substrate gap region between the susceptor plate and the backside of the substrate, wherein the spacer ring comprises a plurality of openings formed therethrough that facilitate passage of a gas into and out of the substrate gap region; an upper injection manifold for providing reactant gases onto the front side of the substrate; a lower injection manifold for providing an inert gas into the processing chamber proximate to the substrate gap region; and a lower exhaust port for removing exhaust gases containing autodopants from the processing chamber.
In some embodiments, a method of using an apparatus for supporting a substrate above a susceptor plate for depositing an epitaxial layer on the substrate includes providing a substrate processing structure onto a susceptor in a processing chamber of an epitaxial reactor, the substrate processing structure comprising a substrate support ring having a substrate holder structure attached thereto for supporting the substrate in a position for processing, the substrate holder structure configured to support the substrate along an edge defined by the backside of the substrate and a sidewall of the substrate or along a plurality of discrete points proximate the edge, and a spacer ring disposed on the susceptor plate for positioning the substrate support ring above the susceptor plate to define a substrate gap region between the susceptor plate and the backside of the substrate; providing a substrate on the substrate support ring, wherein the backside of the substrate comprises a heavily doped semiconductor; flowing an inert gas into the substrate gap region; flowing reactant gases into the processing chamber onto the front side of the substrate; growing a lightly doped epitaxial semiconductor layer on the front side of the substrate from the reactant gases; and exhausting the inert gas containing auto-dopants out from the substrate gap region out of the processing chamber.
The invention is described by way of example with reference to the accompanying drawings, wherein:
In the following description, various aspects of the present invention will be described, and various details set forth in order to provide a thorough understanding of the present invention. However, it would be apparent to those skilled in the art that the present invention may be practiced with only some or all of the aspects of the present invention, and the present invention may be practiced without the specific details. In other instances, well-known features are admitted or simplified in order not to obscure the present invention.
It should be understood that
Reference in this specification to “one embodiment” or “an embodiment” means that a particular feature, structure, or characteristic described in connection with the embodiment is included in at least one embodiment of the invention. The appearances of the phrase “in one embodiment” in various places in the specification are not necessarily all referring to the same embodiment, nor are separate or alternative embodiments mutually exclusive of other embodiments. Moreover, various features are described which may be exhibited by some embodiments and not by others. Similarly, various requirements are described which may be requirements for some embodiments but not other embodiments.
Some embodiments relate to the application of the invention in any high temperature process where contaminants from the backside of a substrate contaminate the front side of the substrate, such as in chemical vapor deposition (CVD) processes and in the formation of silicon-on-insulator (SOI) substrates. However, most embodiments discussed will generally relate to epitaxial deposition apparatus and processes, but are not intended to limit the embodiments to only epitaxial apparatus and processes. In some embodiments, the substrate may comprise a heavily doped material. In some embodiments, the heavily doped substrate may comprise a heavily doped semiconductor. In some embodiments, the substrate may comprise a heavily doped single crystal silicon or single crystal silicon-germanium material. In some embodiments, the substrate may comprise a silicon on insulator substrate. In some embodiments, the epitaxial layer may comprise lightly doped single crystal silicon or single crystal silicon-germanium material. As used herein, the terms “wafer” and “substrate” are synonymous and interchangeable.
Embodiments, illustrated in
Ventilating the wafer gap region 215 may result in a substantial reduction of the concentration of auto-dopants 217 in the wafer gap region 215. A reduction in the concentration of auto-dopants 217 may reduce the amount of auto-dopants 217 that may migrate to the front side of the substrate 202 and contaminate the epitaxial layer being formed on the substrate 202. In some embodiments, a barrier between the backside and front side of a substrate 202, may also reduce the amount of auto-dopants 217 that may migrate to the front side of the substrate 202 and contaminate the epitaxial layer.
A barrier between the backside and front side of a substrate 202, may help isolate the flow of reactants 221, 222 to the front side of the substrate 202 and away from the backside. Isolating reactants 221, 222 from the backside of the substrate 202 may reduce the deposition of epitaxial material onto the backside of the substrate 202. Epitaxial material deposited on the backside of a substrate 202 may likely need to be removed in subsequent processes so that the substrate 202 can lie flat, which is particularly important in lithographic processes where the imaging plane is important. In addition to the extra costs associated with extra processing steps, such as etching the backside of the substrate 202, there is also an increase in the risk of forming backside defects, such as scratches and haze.
Embodiments of the wafer support ring 220 may comprise one or more materials selected from a group consisting of: silicon carbide, quartz, graphite, silicon nitride, aluminum nitride, or any combination thereof. Embodiments of the wafer holder structure 203 may comprise one or more materials selected from a group consisting of: silicon carbide, quartz, graphite, silicon nitride, aluminum nitride, or any combination thereof. Embodiments of the spacer 212 may comprise one or more materials selected from a group consisting of: silicon carbide, quartz, graphite, silicon nitride, aluminum nitride, or any combination thereof. In some embodiments, any components, or any combination of components, of the wafer processing structure 200 may comprise one or more materials selected from a group consisting of: silicon carbide, quartz, graphite, silicon nitride, aluminum nitride, or any combination thereof.
In some embodiments, any components, or any combination of components, of the wafer processing structure 200 may be constructed of materials that are thick enough to maintain structural integrity for handling and to endure the epitaxial process, but thin enough to provide a low thermal mass for the wafer processing structure 200. A low thermal mass of the wafer processing structure 200 may provide a quick heat up and cool down of the wafer processing structure 200. Rapid heating and cooling of the wafer processing structure 200 may help to facilitate the quick heat up and cool down of the substrates 202 being processed. Throughput of the epitaxial apparatus may increase with a low thermal mass wafer processing structure 200. In embodiments, the thickness of the walls of the wafer support ring 220 may be between about 0.002 inches to about 0.3 inches. In an embodiment, the thickness of the walls of the wafer support ring 220 may be about 0.005 inches to about 0.015 inches.
Embodiments in
Embodiments illustrated in
In embodiments, an alignment pin 911 may be located at the inside edge of the wafer support ring 220, so that substrates 202 being loaded are further guided into position. An alignment pin 911 may be used when the substrate 202 is located at or below the top plane of the wafer support ring 220, so that the inside wall of the wafer support ring 220 may have the advantage of serving as a barrier to the flow of auto-dopants 217 to the front side of the substrate 202. In embodiments, an alignment ring 910 may be used when the substrate 202 is positioned above the top of the wafer support ring 220, which may provide the advantage of helping to form a barrier against the flow of gases and materials around the edge of the substrate 202.
Embodiments of the wafer holder structure 203 may comprise the feature that the wafer holder structure 203 and the substrate 202 form a barrier against the passage of gases and materials between the backside of the substrate 202 and the front side of the substrate 202, along the entire perimeter of the substrate 202. In some embodiments illustrated in
An advantage of isolating the flow of inert gas to the backside of the substrate 202 and away from the front side, may result in reducing the risk of auto-doping. In embodiments, the out-diffusion of dopants from the backside of the substrate 202 mixes with the inert gas, which is then exhausted from the processing chamber. In embodiments, the inert gas comprises auto-dopants 217 that may be isolated from the front side of the substrate 202, where the low doped epitaxial layer is being formed. This may substantially reduce the risk of contaminating the low doped epitaxial layer with auto-dopants 217, which may result in substantial increases in the resistivity of the epitaxial layers being formed, while still maintaining good resistivity and thickness uniformity across the substrate 202.
In embodiments, the inert gas comprises a gas selected from the group consisting of: hydrogen, nitrogen, helium, neon, argon, krypton, xenon, radon, or any combination thereof. The inert gas may have the property of not chemically interacting with the reactant gases, or the substrate, or the components of the processing apparatus.
Embodiments illustrated in
Embodiment, partially illustrated in
Embodiments may comprise any combination of radial and non-radial vents 1006, 1007, which may be used to generate turbulent flow patterns of injected inert gas 218, which may comprise the formation of one or more vortexes in the wafer gap region 215. Embodiments may further comprise rotating the wafer gap region 215, while generating turbulent flow patterns. Advantages of turbulent flow patterns of injected inert gas 218 in the wafer gap region 215 may be to facilitate the mixing and removal of auto-dopants 217, particularly on and near the surfaces of structures internal to the wafer gap region 215, such as the backside of the substrate 202. Turbulent flow patterns may have the advantage of disrupting the boundary layer on the surfaces of objects in contact with the flow path of the inert gas 218, and thus increases the removal of auto-dopants 217 either on or emanating from those surfaces. An advantage of increasing the removal of auto-dopants 217 from the wafer gap region 215 may be to lower the average concentration of auto-dopants 217 in the wafer gap region 215. A lower concentration of auto-dopants 217 in the wafer gap region 215 may reduce the amount of auto-dopants 217 that may potentially reach the front side of the substrate 202, thus reducing the risk of auto-doping the epitaxial layer formed on the front side of the substrate 202.
In some embodiments, as depicted in
The spacer ring 1402 includes a plurality of openings 1404 formed therethrough. The plurality of openings 1404 facilitate the passage of an inert gas through the wafer gap region 215 to purge any dopants outgassing from the backside of the substrate 202, thereby limiting autodoping of the substrate 202. In some embodiments, the plurality of openings 1404 define an open area of between about 5 to about 60 percent. The plurality of openings 1404 may be configured to facilitate restricting the flow of process gases to the backside while effectively ventilating autodoping gases from the backside.
In some embodiments, as shown in
Alternatively, in some embodiments, and as depicted in
Alternatively, in some embodiments similar to those depicted in
Embodiments illustrated in
Various embodiments are anticipated for rotated and/or stationary substrates 202 during processing, which combine various different sizes of skirt gap 315, both symmetrical and asymmetrical, with various different sizes and numbers of skirt vents 518, both symmetrically and asymmetrically distributed, which may result in effective ventilation of auto-dopants 217 from the wafer gap region 215 and remove the inert exhaust gases 219 distal to the front side of the substrate 202.
In embodiments illustrated in
In embodiments, the susceptor vents 520 may range from about ⅛ to about ¼ of an inch. In embodiments, the susceptor plate 205 may comprise a material selected from a group consisting of: silicon carbide, graphite, aluminum nitride, other ceramics, or any combination thereof. In embodiments, the susceptor plate 205 may comprises a porous material structure. In embodiments, the susceptor plate 205 may comprises a ventilated structure, and thus provide ample flow out from the wafer gap region 215, through the susceptor plate 205, and under the susceptor plate 205. A porous or ventilated susceptor plate 205 may provide a low thermal mass, which may result in faster heating and cooling of the susceptor plate 205, and thus, may facilitate faster heating and cooling of the substrate 202, which may result in higher wafer throughput.
Embodiments illustrated in
In embodiments, wherein the turbine skirt blade 1010 may be directed out from the point of attachment to the skirt 301 in the direction of rotation 1011, then the turbine blades 1010 may increase the pressure of inert gas in the wafer gap region 215 proportional to the rotational speed of the turbine blades 1010. In embodiments wherein the turbine blades 1010 may be directed opposite the direction of rotation 1011, then the turbine blades 1010 may decrease the pressure of inert gas in the wafer gap region 215 proportional to the rotational speed of the turbine blades 1010. Some embodiments may include various combinations of skirt vents 518 and turbine blades 1010, which may be directed in either the same or opposite the direction of rotation 1011. Embodiment may comprise two rings of structures in the support ring skirt 301, wherein the top ring of structures may comprise skirt vents 301 and/or turbine skirt vents 1012 having turbine blades 1010 co-directional with the direction of rotation 1011, and wherein the bottom ring of structures may comprise turbine skirt vents 1012 having turbine blades 1010 opposite the direction of rotation 1011. Such a configuration may facilitate the intake of inert gas 218 at the top ring of structures and exhaust inert gas 219 at the bottom ring of structures, whereby a flow pattern may be generated that provides a flow of inert gas 218 near the backside of the substrate 202 and exhausts the mixture of inert gas 219 and auto-dopants 217 out near the susceptor plate 205, thus increasing the auto-doping pathway 519.
In embodiments, the apparatus 1100, 1300 may further comprise an upper injection manifold 1106 for providing reactant gases 221 into the processing chamber 100 and onto the front side of the substrate 202; a lower injection manifold 1107 for providing an inert gas 218 into the processing chamber 113 proximate to the wafer gap region 215; and a lower exhaust manifold 1109 for removing exhaust gases 1108 containing auto-dopants 217 from the processing chamber 113. In embodiments, the exhaust gases 1108 may comprise inert gas 219 containing auto-dopants 217 from the backside of the substrate 202. Embodiments may further comprising a reacted gases exhaust port 1115 for removing reacted and residual reactant gases 222 from the region over the front side of the substrate 202, whereby reactant gases may be distanced from the backside of the substrate 202. In embodiments, the reacted gases exhaust port 1115 further comprises a flow control valve 1110, which may be used to control the flow of exhaust reacted gases 222.
Embodiments may further comprise upper and lower injection manifolds 1106, 1107 and upper and lower exhaust ports 1115, 1116, 1117 to provide a means for separating and isolating the flow of reactant gases 222 on the front side of the substrate 202 away from the flow of inert gas 218 on the backside of the substrate 202. Separating and isolating reactant gases 222 from the backside of the substrate 202 may reduce the risk of depositing epitaxial material on the backside of the substrate 202. Epitaxial deposits on the backside of the substrate 202 may likely require that the deposits be removed later, which may increase the risk of backside defects, such as scratches and haze.
Embodiments illustrated in
Embodiments illustrated in
Embodiments illustrated in
Embodiments illustrated in
Embodiments may comprise a skirt 301 wherein the skirt may comprise vents 518, which permit the flow of an inert gas 218, 219 through the vents 518 into and/or out of the wafer gap region 215. In embodiments, the wafer gap region 215 may have a thickness of about 0.1 inches to about 0.3 inches. Embodiments provide a means for ventilating auto-dopants 217 from the wafer gap region 215 with inert gas 218, wherein the auto-dopants 217 comprise dopants that diffuse out of the backside of the substrate 202 during the epitaxial deposition.
Embodiments may provide the means for ventilating the wafer gap region 215 that may comprise flowing substantial amounts of inert gas 218 through the wafer gap region 215. Flowing substantial amounts of inert gas 218 through the wafer gap region 215 may provide that mixing of inert gas 218 with auto-dopants 217 is the predominant mechanism by which auto-dopants 217 may be removed from the wafer gap region 215. Mixing may be a much more effective means for extracting auto-dopants 217, than by a predominantly diffusive mechanism. Embodiments may provide that the inert gas 218 comprises a gas selected from the group consisting of: hydrogen, nitrogen, helium, neon, argon, krypton, xenon, radon, or any combination thereof.
Embodiments illustrated in
In embodiments, the reactant gases 221 may comprise a silicon precursor gas used to form a single crystal silicon or single crystal silicon-germanium epitaxial layer. Embodiments of a silicon precursor gas may comprise SiH4 or silane gas. In embodiments, the reactant gases 221 may further comprise a germanium precursor used to form a single crystal silicon-germanium epitaxial layer. Embodiments of a germanium precursor gas may comprise GeH4. In embodiments, the reactant gases 221 may further comprise one or more dopant precursors used to dope the single crystal epitaxial layer. Embodiments of a dopant precursor gas may comprise diborane or borane.
In embodiments, growing the lightly doped epitaxial semiconductor layer may comprise growing a lightly doped single crystal silicon layer or a lightly doped single crystal silicon-germanium layer. In embodiments, the dopant may comprise boron. In embodiments the growth of the single crystal silicon epitaxial layer may occur at a temperature greater than about 950° C. In embodiments, the growing of the single crystal silicon epitaxial layer on the front side of the substrate 202 may occur at a temperature greater than about 1050° C. In embodiments, the growing of the silicon-germanium epitaxial layer on the front side of the substrate 202 may occur at a temperature greater than about 850° C. In embodiments, the growing of the silicon-germanium epitaxial layer may occur at a temperature greater than about 950° C.
Embodiments may further comprise ventilating the wafer gap region 215 with a flow of inert gas 218 while growing the lightly doped epitaxial semiconductor layer on the front side of the substrate 202, thereby removing auto-dopants 217 diffusing out from the backside of the substrate 202, which may substantially reduce the amount of auto-dopants 217 that reach the front side of the substrate 202. Embodiments may comprise reducing the concentration of auto-dopants 217 incorporated into the lightly doped epitaxial semiconductor layer on the front side of the substrate 202.
Embodiments may further comprise rotating the susceptor plate 205, the wafer processing structure 200, and the substrate 202. Embodiments may comprise rotating the susceptor plate 205, the wafer processing structure 200, and the substrate 202, at a rotational speed of about 3 rpm to about 300 rpm. An embodiment may comprise rotating the substrate 202 at a rotational speed of about 20 rpm to about 60 rpm.
In embodiments, the ventilating of the wafer gap region 215 may further comprise adjusting the flow of inert gas 218 to improve ventilation and reduce the risk of contaminating the epitaxial layer with auto-dopants 217 and reduce the risk of depositing epitaxial material on the backside of the substrate 202. In embodiments, adjusting the flow of inert gas 218 further comprises adjusting the thickness of the wafer gap region 215 by adjusting the height of the spacers 212. In embodiments, the thickness of the wafer gap region 215 may be selected to be thick enough to substantially reduce auto-doping but not too thick to substantially degrade temperature uniformity, thereby degrading the thickness uniformity of the deposited epitaxial layer formed on the front side of the substrate 202. Substantial reductions in auto-doping and substantial improvements in thickness uniformity, may result in higher resistivities and improved quality of the epitaxial layer, which may provide improved performance and potential for new applications for devices, for example, semiconductor devices, manufactured on such epitaxial layers. In embodiments, the wafer gap region 215 may have a thickness of about 0.1 inches to about 0.3 inches. Embodiments for adjusting the flow of inert gas 218 may further comprises the methods selected from the group consisting of: adjusting gap size, adjusting skirt length, adjusting the number, size, and positions of vents, adjusting the speed of rotation of the wafer processing structure 200, adjusting the positions of injection and exhaust ports, adjusting the flow rates of injected inert gas 218, adjusting the flow rates of exhaust inert gas 219, adjusting the flow rates of injected reactant gases 221, adjusting the flow rates of exhaust reacted gases 222, and any combination thereof.
In embodiments, the inert gas may comprise a gas selected from the group consisting of: hydrogen, nitrogen, helium, neon, argon, krypton, xenon, radon, or any combination thereof. The inert gas may comprise any gas that would not interact with or interfere with the reactions occurring in the processing chamber. In embodiments, the wafer processing structure 200 and the spacers 212 may provide a means for separating and isolating reactant gas 221 flow patterns on the front side of the substrate from inert gas 218 flow patterns on the backside of the substrate 202. In embodiments, the flow of inert gas 218 may further comprise a pre-curser flow prior to the epitaxial deposition and a processing flow during the epitaxial deposition. In embodiments, the pre-curser flow may be about 2 l/min to about 40 l/min. Sufficient pre-curser flow may be effective in removing residual auto-dopants 217 from the previously processed substrate 202. In embodiments, the processing flow may be about 20 l/min to about 180 l/min. Sufficient processing flow may be effective in maintaining a low concentration of auto-dopants 217 in the wafer gap region 215.
In embodiments, the flowing of reactant gases 221 onto the front side of the substrate 202 may further comprise flowing reactant gases 221 through multiple or adjustable injection ports. The use of multiple or adjustable injection ports may be effective in improving both resistivity and thickness uniformity. In embodiments, the flowing of reactant gases 221 onto the front side of the substrate 202 through multiple or adjustable injection ports may further comprise providing extra dopant in the center of the substrate 202.
In embodiments, the heavily doped semiconductor on the backside of the substrate 202 may comprise boron. In embodiments, the heavily doped semiconductor on the backside of the substrate 202 may have a resistivity less than about 100 milliohm-cm. In embodiments, the lightly doped epitaxial semiconductor on the front side of the substrate 202 may have a resistivity between about 1 ohm-cm to about 150 ohm-cm. In embodiments, the growing of the epitaxial layer on the front side of the substrate 202 may occur at a temperature greater than about 950° C. In embodiments, the growing of the epitaxial layer on the front side of the substrate 202 may occur at a temperature greater than about 1050° C. Deposition rates may increase with the deposition temperature, but so may diffusion of auto-dopants 217 from the backside of the substrate 202. Therefore, providing the means to reduce auto-doping provides the ability to increase process temperatures, and thus, may increase apparatus 1300 throughput.
Embodiments may further comprise a computer with instructions, which may be stored on a computer readable medium, to facilitate the control of embodiments of processes for a method of using various embodiments of reduced auto-doping epitaxial apparatus 1300. The instructions to control processes may comprise main process control instructions. In embodiments, the main process control instructions may comprise instructions to control the flow rates and/or flow patterns of injected inert gas 218 and/or injected reactant gases 221. In embodiments, the main process control instructions may further comprise instructions to control the flow rates and/or flow patterns of exhaust inert gases 219 and/or exhaust reacted gases 222. In embodiments, the main process control instructions may further comprise instructions to control the composition of the injected reactant gases 221, which may further comprise control of one or more of the flow rates of individual constituents of the injected reactant gases 221. In embodiments, the main process control instructions may further comprise instructions to control the distribution and concentration of dopants in the reactant gases 221 flowing over the surface of the front side of the substrate 202. In embodiments, the main process control instructions may further comprise instructions to control the flow rates and/or flow patterns of one or both of the pre-curser flow and the processing flow of injected inert gas 218. In embodiments, the main process control instructions may further comprise instructions to control the ventilation of the wafer gap region 215.
In embodiments, the main process control instructions may further comprise instructions to control the processing temperatures, and/or ramp-up temperature profiles, and/or cool-down temperature profiles, and/or temperature uniformity across the substrate. In embodiments, the main process control instructions may further comprise instructions to control the rotational speeds of the substrate being processed. Embodiments may comprise rotational speed profiles before, and/or during, and/or after the epitaxial growth process.
Embodiments illustrated in
While certain exemplary embodiments have been described and shown in the accompanying drawings, it is to be understood that such embodiments are merely illustrative and not restrictive of the current invention, and that this invention is not restricted to the specific constructions and arrangements shown and described since modifications may occur to those ordinarily skilled in the art.
Vatus, Jean, Patalay, Kailash Kiran, Metzner, Craig
Patent | Priority | Assignee | Title |
10808310, | Jun 03 2016 | APPLIED MATEIRALS, INC. | Effective and novel design for lower particle count and better wafer quality by diffusing the flow inside the chamber |
Patent | Priority | Assignee | Title |
5527393, | Mar 19 1990 | Kabushiki Kaisha Toshiba | Vapor-phase deposition apparatus and vapor-phase deposition method |
6316361, | Oct 13 1998 | Siltronic AG | CVD reactor and process for producing an epitally coated semiconductor wafer |
6652650, | May 08 2000 | GLOBALWAFERS CO , LTD | Modified susceptor for use in chemical vapor deposition process |
20030029571, | |||
20040144323, | |||
20040149389, | |||
20040154544, | |||
20050000449, | |||
20050193952, | |||
20080110401, | |||
20090314210, | |||
JP2003197532, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Oct 02 2007 | PATALAY, KAILASH KIRAN | Applied Materials, Inc | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 019926 | /0908 | |
Oct 02 2007 | METZNER, CRAIG | Applied Materials, Inc | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 019926 | /0908 | |
Oct 03 2007 | VATUS, JEAN | Applied Materials, Inc | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 019926 | /0908 | |
Oct 05 2007 | Applied Materials, Inc. | (assignment on the face of the patent) | / |
Date | Maintenance Fee Events |
Jul 20 2018 | M1551: Payment of Maintenance Fee, 4th Year, Large Entity. |
Jul 20 2022 | M1552: Payment of Maintenance Fee, 8th Year, Large Entity. |
Date | Maintenance Schedule |
Feb 10 2018 | 4 years fee payment window open |
Aug 10 2018 | 6 months grace period start (w surcharge) |
Feb 10 2019 | patent expiry (for year 4) |
Feb 10 2021 | 2 years to revive unintentionally abandoned end. (for year 4) |
Feb 10 2022 | 8 years fee payment window open |
Aug 10 2022 | 6 months grace period start (w surcharge) |
Feb 10 2023 | patent expiry (for year 8) |
Feb 10 2025 | 2 years to revive unintentionally abandoned end. (for year 8) |
Feb 10 2026 | 12 years fee payment window open |
Aug 10 2026 | 6 months grace period start (w surcharge) |
Feb 10 2027 | patent expiry (for year 12) |
Feb 10 2029 | 2 years to revive unintentionally abandoned end. (for year 12) |