To solve a problem in that, even after a charge inhibition signal is input from an input terminal and a charge control transistor is turned OFF, if a load is connected between external terminals (EB+, EB−), a discharge current flows, and to solve another problem of power consumption of a charge/discharge control circuit (22), provided is a charge/discharge control circuit for controlling charge/discharge of a secondary battery, the charge/discharge control circuit including: a switch circuit for controlling a current that flows through the charge/discharge control circuit; a control circuit for controlling an operation of the switch circuit; and an input terminal to which a signal for controlling an operation of the charge/discharge control circuit is input from outside. In this way, when a signal is input to the input terminal from outside, the discharge current is interrupted, thereby reducing current consumption of the charge/discharge control circuit.
|
1. A charge/discharge control circuit for controlling charge/discharge of a secondary battery, the secondary battery connected to an external terminal by charge and discharge transistors, the charge/discharge control circuit comprising:
a switch circuit for controlling a current that flows through the charge/discharge control circuit;
a control circuit for controlling an operation of the switch circuit and the charge and discharge transistors;
an input terminal that receives an external signal for controlling an operation of the charge/discharge control circuit;
an external signal detection circuit connected to the input terminal; and
a charge/discharge monitoring circuit,
wherein the external signal detection circuit is connected to a positive terminal of the secondary battery via the switch circuit, and the charge/discharge monitoring circuit is connected to the positive terminal of the secondary battery via the switch circuit.
2. A charge/discharge control circuit according to
wherein the switch circuit comprises a first switch circuit and a second switch circuit,
an output of the external signal detection circuit is connected to the control circuit,
a power supply of the external signal detection circuit is connected to a positive terminal of the secondary battery via the first switch circuit,
a power supply of the charge/discharge monitoring circuit is connected to the positive terminal of the secondary battery via the second switch circuit, and
when a signal is input to the input terminal, the control circuit outputs a signal for turning OFF the first switch circuit and the second switch circuit.
3. A battery device, comprising:
a chargeable/dischargeable secondary battery;
a charge/discharge control switch provided in a charge/discharge path of the chargeable/dischargeable secondary battery; and
the charge/discharge control circuit according to
4. A battery device, comprising:
a chargeable/dischargeable secondary battery;
a charge/discharge control switch provided in a charge/discharge path of the chargeable/dischargeable secondary battery; and
the charge/discharge control circuit according to
|
This application claims priority under 35 U.S.C. §119 to Japanese Patent Application No. 2011-129398 filed on Jun. 9, 2011, the entire content of which is hereby incorporated by reference.
1. Field of the Invention
The present invention relates to a charge/discharge control circuit for detecting a voltage and an abnormality of a secondary battery and to a battery device including the charge/discharge control circuit, and more particularly, to a charge/discharge control circuit, which is powered down in response to a signal input from an external terminal and to a battery device including the charge/discharge control circuit.
2. Description of the Related Art
In the secondary batteries 1 to 4, a positive terminal of the secondary battery 1 is connected to the discharge control transistor 16, and a negative terminal of the secondary battery 4 is connected to the external terminal EB−. The discharge control transistor 16 and the charge control transistor 14 are connected in series. The charge control transistor 14 is connected to the external terminal EB+.
The charge control transistor 14 is a switch element for controlling charge to the secondary batteries 1 to 4 from a charger 20. The discharge control transistor 16 is a switch element for controlling discharge from the secondary batteries 1 to 4 to a load 19. When the charge/discharge control circuit 22 inhibits the charge to the secondary batteries 1 to 4, the charge/discharge control circuit 22 turns OFF the charge control transistor 14. When the charge/discharge control circuit 22 inhibits the discharge from the secondary batteries 1 to 4, the charge/discharge control circuit 22 turns OFF the discharge control transistor 16.
When a charge inhibition signal is input to a CTL terminal 13, the charge/discharge control circuit 22 turns OFF the charge control transistor 14 and turns ON the discharge control transistor 16. Then, even when the charge inhibition signal is input to the CTL terminal 13, if a VMP terminal 12 has an overcurrent detection voltage, the charge/discharge control circuit 22 cancels the charge inhibition signal of the CTL terminal 13.
In this way, in the case where the load 19 is connected between the external terminal EB+ and the external terminal EB−, even when the charge inhibition signal is input from the CTL terminal 13, both the charge control transistor 14 and the discharge control transistor 16 are not turned OFF, and hence it is possible to prevent a lock mode in which a voltage cannot be supplied to the load 19 (see, for example, Japanese Patent Application Laid-open No. 2002-320324 (FIG. 1)).
However, the conventional technology has a problem in that, when a charge inhibition signal is input from the CTL terminal 13 in order to prevent power consumption of the secondary battery at the time of shipment of the battery device, if a load is connected between the external terminal EB+ and the external terminal EB−, a discharge current flows via a parasitic diode 15, resulting in power consumption of the secondary battery. Further, the conventional technology has another problem of power consumption of the charge/discharge control circuit 22.
The present invention has been made for solving the above-mentioned problems, and provides a charge/discharge control circuit capable of preventing power consumption of a secondary battery and reducing current consumption of a charge/discharge control circuit at the time of shipment of a battery device, and also provides a battery device including the charge/discharge control circuit.
In order to solve the conventional problems, a charge/discharge control circuit according to an exemplary embodiment of the present invention has the following configuration.
A charge/discharge control circuit for controlling charge/discharge of a secondary battery includes: a switch circuit for controlling a current that flows through the charge/discharge control circuit; a control circuit for controlling an operation of the switch circuit; and an input terminal to which a signal for controlling an operation of the charge/discharge control circuit is input from outside.
According to the charge/discharge control circuit of the exemplary embodiment of the present invention, after a signal is input from the input terminal, a discharge control transistor is turned OFF to interrupt a discharge current flowing to an external load, to thereby power down the charge/discharge control circuit to reduce current consumption. Therefore, there is an effect that power consumption of the secondary battery can be prevented at the time of shipment of a battery device.
In the accompanying drawings:
The battery device including the charge/discharge control circuit of the first embodiment includes a secondary battery 101, resistors 102 and 104, a capacitor 103, external terminals 157 and 158 to which a charger 106 and a load 105 are to be connected, an N-channel discharge FET 107, an N-channel charge FET 108, and a charge/discharge control circuit 121. The charge/discharge control circuit 121 includes a charge/discharge monitoring circuit 111, a control circuit 113, an external signal detection circuit 115, switch circuits 112 and 114, and terminals 151, 152, 153, 154, 156, and 159.
A positive terminal of the secondary battery 101 is connected to one terminal of the resistor 102 and the external terminal 157, and a negative terminal thereof is connected to one terminal of the capacitor 103, the terminal 152 of the charge/discharge control circuit 121, and a source of the N-channel discharge FET 107. The other terminal of the resistor 102 is connected to the other terminal of the capacitor 103 and the terminal 151 of the charge/discharge control circuit 121. The terminal 151 of the charge/discharge control circuit 121 is connected to one terminal of the switch circuit 112, the control circuit 113, and one terminal of the switch circuit 114. The terminal 152 of the charge/discharge control circuit 121 is connected to the charge/discharge monitoring circuit 111, the control circuit 113, and the external signal detection circuit 115. The other terminal of the switch circuit 112 is connected to the charge/discharge monitoring circuit 111. The other terminal of the switch circuit 114 is connected to the external signal detection circuit 115. The charge/discharge monitoring circuit 111 is connected to the control circuit 113 and the terminal 156. The external signal detection circuit 115 is connected to the control circuit 113 and the terminal 159. The control circuit 113 is connected to the terminal 153 and the terminal 154, and outputs a control signal to the switch circuits 112 and 114. A drain of the N-channel discharge FET 107 is connected to a drain of the N-channel charge FET 108, and a gate of the N-channel discharge FET 107 is connected to the terminal 153. A source of the N-channel charge FET 108 is connected to the external terminal 158 and a gate thereof is connected to the terminal 154. One terminal of the resistor 104 is connected to the terminal 156 and the other terminal thereof is connected to the external terminal 158.
Next, the operation of the battery device including the charge/discharge control circuit of the first embodiment is described.
When the secondary battery 101 is connected, the control circuit 113 outputs a signal to turn ON the switch circuit 112 and the switch circuit 114, thereby enabling the charge/discharge monitoring circuit 111 and the external signal detection circuit 115. When the charger 106 is connected between the external terminals 157 and 158 and when the secondary battery 101 becomes an overcharged state, the charge/discharge monitoring circuit 111 detects the overcharge and outputs an overcharge inhibition signal to the control circuit 113. In response to the overcharge inhibition signal, the control circuit 113 outputs Lo to the terminal 154 to turn OFF the N-channel charge FET 108, thereby providing protection. When the load 105 is connected between the external terminals 157 and 158 and when the secondary battery 101 becomes an overdischarged state, the charge/discharge monitoring circuit 111 detects the overdischarge and outputs an overdischarge inhibition signal to the control circuit 113. In response to the overdischarge inhibition signal, the control circuit 113 outputs Lo to the terminal 153 to turn OFF the N-channel discharge FET 107, thereby providing protection. When the external terminals 157 and 158 are short-circuited and when the secondary battery 101 becomes an overcurrent state, the charge/discharge monitoring circuit 111 detects an increase in voltage of the terminal 156 and outputs an overcurrent inhibition signal to the control circuit 113. In response to the overcurrent inhibition signal, the control circuit 113 outputs Lo to the terminal 154 to turn OFF the N-channel charge FET 108, thereby providing protection.
When a signal is input to the terminal 159, the external signal detection circuit 115 detects the signal and outputs an external signal detection signal to the control circuit 113. In response to the external signal detection signal, the control circuit 113 outputs Lo to the terminal 153, Hi to the terminal 154, and a turn-OFF signal to the switch circuits 112 and 114. In this manner, the N-channel discharge FET 107 is turned OFF and the N-channel charge FET 108 is turned ON so that the charge/discharge control circuit 121 becomes a power-down state in which the operations of the charge/discharge monitoring circuit 111 and the external signal detection circuit 115 are suspended. Thus, power consumption can be reduced. In order to release the power-down state, it is necessary to connect the charger 106 between the external terminals 157 and 158. Therefore, through the input of a signal from the terminal 159 at the time of shipment of the battery device, a storage period of the secondary battery 101 can be prolonged.
Note that, the switch circuits 112 and 114 are used to suspend the operations of the charge/discharge monitoring circuit 111 and the external signal detection circuit 115, but those operations may be suspended by another method.
As described above, according to the battery device including the charge/discharge control circuit of the first embodiment, through the input of a signal to the terminal 159, the N-channel discharge FET 107 is turned OFF and the N-channel charge FET 108 is turned ON so that the charge/discharge control circuit 121 becomes the power-down state. Thus, power consumption can be reduced. Then, a signal is input from the terminal 159 at the time of shipment of the battery device. In this way, a storage period of the secondary battery 101 can be prolonged.
Connections are described. The P-channel discharge FET 207 has a source connected to the positive terminal of the secondary battery 101, a drain connected to a drain of the P-channel charge FET 208, and a gate connected to the terminal 153. The P-channel charge FET 208 has a source connected to the external terminal 157 and a gate connected to the terminal 154. Other connections are the same as those in the first embodiment.
Next, the operation of the battery device including the charge/discharge control circuit of the second embodiment is described.
When the secondary battery 101 is connected, the control circuit 113 outputs a signal to turn ON the switch circuit 112 and the switch circuit 114, thereby enabling the charge/discharge monitoring circuit 111 and the external signal detection circuit 115. When the charger 106 is connected between the external terminals 157 and 158 and when the secondary battery 101 becomes an overcharged state, the charge/discharge monitoring circuit 111 detects the overcharge and outputs an overcharge inhibition signal to the control circuit 113. In response to the overcharge inhibition signal, the control circuit 113 outputs Hi to the terminal 154 to turn OFF the P-channel charge FET 208, thereby providing protection. When the load 105 is connected between the external terminals 157 and 158 and when the secondary battery 101 becomes an overdischarged state, the charge/discharge monitoring circuit 111 detects the overdischarge and outputs an overdischarge inhibition signal to the control circuit 113. In response to the overdischarge inhibition signal, the control circuit 113 outputs Hi to the terminal 153 to turn OFF the P-channel discharge FET 207, thereby providing protection. When the external terminals 157 and 158 are short-circuited and when the secondary battery 101 becomes an overcurrent state, the charge/discharge monitoring circuit 111 detects an increase in voltage of the terminal 156 and outputs an overcurrent inhibition signal to the control circuit 113. In response to the overcurrent inhibition signal, the control circuit 113 outputs Hi to the terminal 154 to turn OFF the P-channel charge FET 208, thereby providing protection.
When a signal is input to the terminal 159, the external signal detection circuit 115 detects the signal and outputs an external signal detection signal to the control circuit 113. In response to the external signal detection signal, the control circuit 113 outputs Hi to the terminal 153, Lo to the terminal 154, and a turn-OFF signal to the switch circuits 112 and 114. In this manner, the P-channel discharge FET 207 is turned OFF and the P-channel charge FET 208 is turned ON so that the charge/discharge control circuit 221 becomes a power-down state in which the operations of the charge/discharge monitoring circuit 111 and the external signal detection circuit 115 are suspended. Thus, power consumption can be reduced. In order to release the power-down state, it is necessary to connect the charger 106 between the external terminals 157 and 158. Therefore, through the input of a signal from the terminal 159 at the time of shipment of the battery device, a storage period of the secondary battery 101 can be prolonged.
Note that, the switch circuits 112 and 114 are used to suspend the operations of the charge/discharge monitoring circuit 111 and the external signal detection circuit 115, but those operations may be suspended by another method.
As described above, according to the battery device including the charge/discharge control circuit that includes the overcurrent protection circuit of the second embodiment, through the input of a signal to the terminal 159, the P-channel discharge FET 207 is turned OFF and the P-channel charge FET 208 is turned ON so that the charge/discharge control circuit 221 becomes the power-down state. Thus, power consumption can be reduced. Then, a signal is input from the terminal 159 at the time of shipment of the battery device. In this way, a storage period of the secondary battery 101 can be prolonged.
Ono, Takashi, Sano, Kazuaki, Koike, Toshiyuki, Maetani, Fumihiko
Patent | Priority | Assignee | Title |
10063083, | Oct 19 2016 | Dell Products, LP | System and method for limiting battery charging during storage and shipping states |
10090688, | Jan 13 2015 | INTERSIL AMERICAS LLC | Overcurrent protection in a battery charger |
9853467, | Jan 13 2015 | INTERSIL AMERICAS LLC | Overcurrent protection in a battery charger |
ER645, |
Patent | Priority | Assignee | Title |
6194872, | Jun 25 1999 | Dell USA, L.P. | Method and system for battery isolation during shipment |
6518729, | Feb 06 2001 | MITSUMI ELECTRIC CO , LTD | Secondary battery protection circuit capable of reducing time for functional test |
6867567, | Feb 15 2001 | ABLIC INC | Battery state monitoring circuit |
8138722, | Oct 17 2008 | Dell Products L.P.; Dell Products L P | Activating an information handling system battery from a ship mode |
8154255, | Jan 30 2009 | Dell Products L.P. | Systems and methods for waking up a battery system |
8384349, | Oct 08 2008 | Makita Corporation | Monitoring system for electric power tool, battery pack for electric power tool, and battery charger for electric power tool |
8450975, | Sep 08 2009 | Samsung SDI Co., Ltd. | Battery pack with a shipping mode |
8525482, | Nov 19 2008 | Mitsumi Electric Co., Ltd. | Overcurrent protection circuit for connecting a current detection terminal to overcurrent detection resistors having different resistances |
20100085008, | |||
20100097118, | |||
20100123437, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
May 15 2012 | MAETANI, FUMIHIKO | Seiko Instruments Inc | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 028305 | /0928 | |
May 15 2012 | SANO, KAZUAKI | Seiko Instruments Inc | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 028305 | /0928 | |
May 15 2012 | KOIKE, TOSHIYUKI | Seiko Instruments Inc | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 028305 | /0928 | |
May 15 2012 | ONO, TAKASHI | Seiko Instruments Inc | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 028305 | /0928 | |
Jun 01 2012 | Seiko Instruments Inc. | (assignment on the face of the patent) | / | |||
Feb 01 2016 | Seiko Instruments Inc | SII Semiconductor Corporation | CORRECTIVE ASSIGNMENT TO CORRECT THE EXECUTION DATE PREVIOUSLY RECORDED AT REEL: 037783 FRAME: 0166 ASSIGNOR S HEREBY CONFIRMS THE ASSIGNMENT | 037903 | /0928 | |
Feb 09 2016 | Seiko Instruments Inc | SII Semiconductor Corporation | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 037783 | /0166 | |
Jan 05 2018 | SII Semiconductor Corporation | ABLIC INC | CHANGE OF NAME SEE DOCUMENT FOR DETAILS | 045567 | /0927 | |
Apr 24 2023 | ABLIC INC | ABLIC INC | CHANGE OF ADDRESS | 064021 | /0575 |
Date | Maintenance Fee Events |
Aug 02 2018 | M1551: Payment of Maintenance Fee, 4th Year, Large Entity. |
Aug 10 2022 | M1552: Payment of Maintenance Fee, 8th Year, Large Entity. |
Date | Maintenance Schedule |
Feb 17 2018 | 4 years fee payment window open |
Aug 17 2018 | 6 months grace period start (w surcharge) |
Feb 17 2019 | patent expiry (for year 4) |
Feb 17 2021 | 2 years to revive unintentionally abandoned end. (for year 4) |
Feb 17 2022 | 8 years fee payment window open |
Aug 17 2022 | 6 months grace period start (w surcharge) |
Feb 17 2023 | patent expiry (for year 8) |
Feb 17 2025 | 2 years to revive unintentionally abandoned end. (for year 8) |
Feb 17 2026 | 12 years fee payment window open |
Aug 17 2026 | 6 months grace period start (w surcharge) |
Feb 17 2027 | patent expiry (for year 12) |
Feb 17 2029 | 2 years to revive unintentionally abandoned end. (for year 12) |