A wafer processing method of dividing a wafer along a plurality of crossing streets formed on the wafer to obtain individual chips. The wafer processing method includes a modified layer forming step of applying a laser beam having a transmission wavelength to the wafer along each street to thereby form a modified layer inside the wafer and a dividing step of applying an external force to the wafer to thereby divide the wafer into the individual chips along each street with the modified layer functioning as a division start point. In the modified layer forming step, the modified layer is formed at each intersection of the crossing streets at a height where cracking can be avoided on the corner edges of each chip obtained by dividing the wafer.
|
1. A wafer processing method of processing a wafer having a plurality of first streets and a plurality of second streets formed on a front side of said wafer, said first streets extending in a predetermined direction and intersecting said second streets to partition a plurality of regions where a plurality of devices are respectively formed, said wafer processing method comprising:
an expand tape attaching step of attaching an expand tape to the front side of said wafer;
a first modified layer forming step of setting the focal point of a laser beam having a transmission wavelength to said wafer at a first height from the front side of said wafer after performing said expand tape attaching step and applying said laser beam from a back side of said wafer along said first streets and said second streets to thereby form first modified layers inside said wafer at said first height;
a second modified layer forming step of setting the focal point of said laser beam at a second height different from said first height from the front side of said wafer before or after performing said first modified layer forming step and applying said laser beam from the back side of said wafer to only each intersection of said first streets and said second streets to thereby form second modified layers at said second height of each intersection;
a third modified layer step of setting the focal point of said laser beam at a third height different from the first height and said second height from the front side of said wafer before or after performing said first modifying layer forming step and said second modified layer forming step, and applying said laser beam from the back side of said wafer so as to extend along said first streets and said second streets to thereby form third modified layers inside said wafer at said third height, and
a dividing step of applying an external force to said wafer after performing said first and second modified layer forming steps to thereby divide said wafer into individual device chips along said first streets and said second streets with said first and second modified layers functioning as division start points;
said second height being set at any position other than the positions corresponding to corner edge positions where cracks start to be generated on the corner edges of each device chip obtained by performing said dividing step,
said third height being set at positions corresponding to the corner edge positions where cracks start to be generated on the corner edges of each device chip obtained by performing said dividing step.
3. A wafer processing method of processing a wafer having a plurality of first streets and a plurality of second streets formed on a front side of said wafer, said first streets extending in a predetermined direction and intersecting said second streets to partition a plurality of regions where a plurality of devices are respectively formed, said wafer processing method comprising:
an expand tape attaching step of attaching an expand tape to the front side of said wafer;
a first modified layer forming step of setting the focal point of a laser beam having a transmission wavelength to said wafer at a first height from the front side of said wafer after performing said expand tape attaching step and applying said laser beam from a back side of said wafer along said first streets and said second streets to thereby continuously form first modified layers inside said wafer at said first height;
a second modified layer forming step of setting the focal point of said laser beam at a second height different from said first height from the front side of said wafer before or after performing said first modified layer forming step and applying said laser beam from the back side of said wafer along said first streets and said second streets to thereby form second modified layers at said second height inside said wafer;
a third modified layer step of setting the focal point of said laser beam at a third height different from the first height and said second height from the front side of said wafer before or after performing said first modifying layer forming step and said second modified layer forming step, and applying said laser beam from the back side of said wafer so as to extend along said first streets and said second streets to thereby form third modified layers inside said wafer at said third height, and
a dividing step of applying an external force to said wafer after performing said first and second modified layer forming steps to thereby divide said wafer into individual device chips along said first streets and said second streets with said first and second modified layers functioning as division start points;
said second height corresponding to corner edge positions where cracks start to be generated on the corner edges of each device chip obtained by performing said dividing step;
said third height being set at positions corresponding to the corner edge positions where cracks start to be generated on the corner edges of each device chip obtained by performing said dividing step,
said second modified layer forming step including the step of stopping the application of said laser beam at each intersection of said first streets and said second streets in applying said laser beam along either said first streets or said second streets or along both said first streets and said second streets.
2. The wafer processing method according to
|
1. Field of the Invention
The present invention relates to a wafer processing method of dividing a wafer such as a semiconductor wafer and an optical device wafer into a plurality of individual chips.
2. Description of the Related Art
As a wafer processing method of dividing a wafer into a plurality of individual chips, attention has conventionally been focused on a technique of dividing the wafer by laser processing. As an example of this laser processing, there has been proposed a processing method of applying a laser beam having a transmission wavelength to the wafer to thereby form a weak layer (modified layer) inside the wafer, wherein the modified layer reduced in strength functions as a division start point (see Japanese Patent No. 3408805, for example). In the processing method described in Japanese Patent No. 3408805, the laser beam is applied along a plurality of crossing streets formed on the front side of the wafer to linearly form the modified layer inside the wafer along each street. By applying an external force to the weak modified layer formed inside the wafer along each street, the wafer is divided along each modified layer to obtain the individual chips.
The laser processing method described in Japanese Patent No. 3408805 has a merit such that unlike mechanical dicing using a dicing saw or the like no cutting waste is produced and the width of cut is very small, which contributes to a reduction in width of each street. However, due to the effect of the modified layer formed at each intersection of the crossing streets, there is a problem such that cracking or chipping easily starts to occur at the forming position of the weak modified layer on the corner edges of each chip obtained by dividing the wafer.
It is therefore an object of the present invention to provide a wafer processing method which can well divide the wafer without the occurrence of cracking or chipping in each chip obtained by dividing the wafer.
In accordance with an aspect of the present invention, there is provided a wafer processing method of processing a wafer having a plurality of first streets and a plurality of second streets formed on a front side of the wafer, the first streets extending in a predetermined direction and intersecting the second streets to partition a plurality of regions where a plurality of devices are respectively formed, the wafer processing method including an expand tape attaching step of attaching an expand tape to the front side of the wafer; a first modified layer forming step of setting the focal point of a laser beam having a transmission wavelength to the wafer at a first height from the front side of the wafer after performing the expand tape attaching step and applying the laser beam from a back side of the wafer along the first streets and the second streets to thereby form first modified layers inside the wafer at the first height; a second modified layer forming step of setting the focal point of the laser beam at a second height different from the first height from the front side of the wafer before or after performing the first modified layer forming step and applying the laser beam from the back side of the wafer to only each intersection of the first streets and the second streets to thereby form second modified layers at the second height of each intersection; and a dividing step of applying an external force to the wafer after performing the first and second modified layer forming steps to thereby divide the wafer into individual device chips along the first streets and the second streets with the first and second modified layers functioning as division start points; the second height being set at any position other than the positions corresponding to corner edge positions where cracks start to be generated on the corner edges of each device chip obtained by performing the dividing step.
Preferably, the first modified layer forming step includes the step of stopping the application of the laser beam at each intersection of the first streets and the second streets in applying the laser beam along either the first streets or the second streets or along both the first streets and the second streets.
In accordance with another aspect of the present invention, there is provided a wafer processing method of processing a wafer having a plurality of first streets and a plurality of second streets formed on a front side of the wafer, the first streets extending in a predetermined direction and intersecting the second streets to partition a plurality of regions where a plurality of devices are respectively formed, the wafer processing method including an expand tape attaching step of attaching an expand tape to the front side of the wafer; a first modified layer forming step of setting the focal point of a laser beam having a transmission wavelength to the wafer at a first height from the front side of the wafer after performing the expand tape attaching step and applying the laser beam from a back side of the wafer along the first streets and the second streets to thereby continuously form first modified layers inside the wafer at the first height; a second modified layer forming step of setting the focal point of the laser beam at a second height different from the first height from the front side of the wafer before or after performing the first modified layer forming step and applying the laser beam from the back side of the wafer along the first streets and the second streets to thereby form second modified layers at the second height inside the wafer; and a dividing step of applying an external force to the wafer after performing the first and second modified layer forming steps to thereby divide the wafer into individual device chips along the first streets and the second streets with the first and second modified layers functioning as division start points; the second height corresponding to corner edge positions where cracks start to be generated on the corner edges of each device chip obtained by performing the dividing step; the second modified layer forming step including the step of stopping the application of the laser beam at each intersection of the first streets and the second streets in applying the laser beam along either the first streets or the second streets or along both the first streets and the second streets.
With this configuration, the second modified layer is formed at each intersection of the first and second streets at the position (height) where the cracks do not easily start to be generated on the corner edges of each device chip obtained by dividing the wafer. Accordingly, when the wafer is divided into individual device chips along the first and second streets, cracking or chipping does not easily start to occur on the corner edges of each device chip. Further, a plurality of first modified layers are preferably formed at different heights along the first and second streets, and one or more second modified layers are preferably formed at different heights at each intersection, wherein the number of these different heights is less than the number of heights of the first modified layers. Accordingly, even when the application of the laser beam is stopped at each intersection or the focal point of the laser beam is changed at each intersection, at least one second modified layer is always formed at each intersection, so that the wafer can be well divided along the first and second streets to obtain the individual device chips.
The above and other objects, features and advantages of the present invention and the manner of realizing them will become more apparent, and the invention itself will best be understood from a study of the following description and appended claims with reference to the attached drawings showing some preferred embodiment of the invention.
A wafer processing method according to a preferred embodiment of the present invention will now be described. The wafer processing method according to this preferred embodiment includes an expand tape attaching step by a tape attaching apparatus, a modified layer forming step by a laser processing apparatus, and a dividing step by a tape expanding apparatus. In the expand tape attaching step, an expand tape is attached to the front side of a wafer. In the modified layer forming step, a plurality of first modified layers having different heights are formed inside the wafer along each street. In this modified layer forming step, a second modified layer is formed at each intersection of the crossing streets at any height other than the heights which may become the positions (start points) of generation of cracks.
In the dividing step, an external force is applied to the wafer to thereby divide the wafer along the first streets and the second streets intersecting each other with the first and second modified layers functioning as break start points, thus obtaining individual device chips. In this dividing step, the corner edges of each device chip obtained by the dividing step are less prone to cracking or chipping because the first and second modified layers are formed at the positions other than the positions of generation of cracks in the modified layer forming step. Further, at least one modified layer (second modified layer) is formed at each intersection of the first and second streets, so that the wafer can be well divided along the first and second streets. The wafer processing method according to this preferred embodiment will now be described in more detail with reference to the attached drawings.
The expand tape attaching step will now be described with reference to
On the front side 11 of the wafer W, which side is covered with the expand tape 32, there are formed a plurality of first streets 13a extending in a predetermined direction and a plurality of second streets 13b intersecting the first streets 13a. Accordingly, a plurality of regions are partitioned by the first and second streets 13a and 13b, and a plurality of devices 14 are respectively formed in the plural regions. The wafer W may be a semiconductor wafer constituted of a semiconductor substrate of silicon, gallium arsenide, etc. and devices such as ICs and LSIs formed on the semiconductor substrate or may be an optical device wafer constituted of an inorganic material substrate of ceramic, glass, sapphire, etc. and optical devices such as LEDs formed on the inorganic material substrate.
Referring to
Prior to description of the modified layer forming step, the positions of generation of cracks in the chip obtained by dividing the wafer will now be described. The chip C as a comparison shown in
In the chip C shown in
More specifically, in the chip C according to this preferred embodiment, the modified layers 25a and 25b are formed at the heights suitable for division of the wafer W in an area except the corner edges 21, and the modified layer 25c is formed at the height different from the heights corresponding to the corner edge positions 23 on the corner edges 21. With this configuration, the wafer W is easily divided in the area except the corner edges 21 and the cracks 21 or chipping are not easily generated on the corner edges 21. The corner edge positions 23 as the start positions of generation of the cracks 22 in the chip C obtained by dividing the wafer W vary in the direction of thickness of the chip C according to the material of the wafer W and the processing conditions for the wafer W. Accordingly, it is preferable to check the condition of the chip C in a test processing step prior to starting the production and then adjust the focal point of a laser beam to the height different from the crack generation heights (the corner edge positions 23) on the corner edges 21.
Each modified layer 25 (representing the modified layers 25a, 25b, and 25c) is an area where the density, refractive index, mechanical strength, and other physical properties become different from those of its ambient area in the wafer W by the application of a laser beam, causing a reduction in strength as compared with the ambient area. Examples of each modified layer 25 include a melted and rehardened area, crack area, dielectric breakdown area, refractive index changed area, and their mixed area.
The modified layer forming step according to this preferred embodiment will now be described with reference to
The processing head 36 is relatively moved in the Y direction with respect to the wafer W, thereby forming the modified layer 25a along this predetermined first street 13a at the first height H1 inside the wafer W. This first height H1 is a position where cracking or chipping easily starts to occur on the corner edges 21 of the chip C obtained by dividing the wafer W (see
After forming the modified layers 25a along all of the first and second streets 13a and 13b at the first height H1 as mentioned above, the focal point of the laser beam is shifted upward to be adjusted to a second height H2 as shown in
After forming the modified layers 25c at all of the intersections 15 of the first streets 13a and the second streets 13b at the second height H2 as mentioned above, the focal point of the laser beam is shifted upward to be adjusted to a third height H3 as shown in
In this manner, the modified layers 25a and 25b are respectively formed at the first and third heights H1 and H3 inside the wafer W except each intersection 15 of the first and second streets 13a and 13b. Further, the modified layer 25c is formed at the second height H2 at each intersection 15 of the first and second streets 13a and 13b, wherein the cracks 22 do not easily start to be generated at the second height H2 in the form of the chip C. Thus, the modified layer 25c is formed at each intersection 15 in addition to the modified layers 25a and 25b along the first and second streets 13a and 13b. Accordingly, the wafer W can be well divided along the first and second streets 13a and 13b. Furthermore, since the modified layer 25c is formed at each intersection 15 at the height where the cracks 22 do not easily start to be generated, it is possible to prevent the occurrence of cracking or chipping at the corner edges 21 of the chip C obtained by dividing the wafer W.
While the second height H2 is set between the first height H1 and the third height H3 in the direction of thickness of the wafer W in this preferred embodiment, the present invention is not limited to this configuration. That is, it is essential that the second height H2 is to be set to any position where cracking or chipping does not easily start to occur at each intersection 15 of the first and second streets 13a and 13b. For example, the second height H2 may be set to a position lower than the first height H1 or may be set to a position higher than the third height H3.
Further, the order of formation of the modified layers 25 (25a, 25b, and 25c) is not especially limited provided that the modified layers 25 are formed along the first and second streets 13a and 13b inside the wafer W. For example, after forming the modified layer 25c at the second height H2 at each intersection 15 of the first and second streets 13a and 13b, the modified layers 25a and 25b may be formed at the first and third heights H1 and H3 along the first and second streets 13a and 13b except each intersection 15.
The dividing step according to this preferred embodiment will now be described with reference to FIGS. 5A and 5B. This dividing step is performed after performing the modified layer forming step mentioned above. As shown in
As shown in
According to the wafer processing method described above, the modified layer 25c is formed at each intersection 15 of the first and second streets 13a and 13b at the position (height) where the cracks 22 do not easily start to be generated on the corner edges 21 of the chip C obtained by dividing the wafer W. Accordingly, when the wafer W is divided along the first and second streets 13a and 13b, cracking or chipping does not easily start to occur on the corner edges 21 of the chip C. Further, the modified layer 25c is formed at each intersection 15 of the first and second streets 13a and 13b in addition to the modified layers 25a and 25b formed along the first and second streets 13a and 13b except each intersection 15. Accordingly, the wafer W can be well divided along the first and second streets 13a and 13b to obtain the individual chips C.
The present invention is not limited to the above preferred embodiment, but various modifications may be made. Further, the size and shape of each part shown in the attached drawings are merely illustrative and they may be suitably modified within the scope that can exhibit the effects of the present invention. In addition, the above preferred embodiment may be suitably modified without departing from the scope of the object of the present invention. For example, while the height of the modified layer is changed at each intersection 15 of the first and second streets 13a and 13b to thereby avoid the position where cracking or chipping easily starts to occur in the chip C obtained by dividing the wafer W in the above preferred embodiment, the present invention is not limited to this configuration. The application of the laser beam may be stopped at each intersection 15 of the first and second streets 13a and 13b to thereby avoid the position where cracking or chipping easily starts to occur in the chip C.
Various modifications of the modified layer forming step according to the above preferred embodiment will now be described with reference to
With this configuration, the modified layer 25a can be formed so as to avoid the position where cracking or chipping easily starts to occur on the corner edges 21 of the chip C. Further, since the modified layer 25b is continuously formed at the fifth height H5, the wafer W can be well divided along the first and second streets 13a and 13b to obtain the individual chips C.
Conversely, in the case that the crack 22 or chipping easily starts to be generated at the fifth height H5 on the corner edges 21 of the chip C as shown in the left portion of
While the modified layer 25c is formed at the second height H2 at each intersection 15 of the first and second streets 13a and 13b in the above preferred embodiment as shown in
More specifically, in the case that the cracking or chipping easily starts to be generated at the fourth and fifth heights H4 and H5 on the corner edges 21 of the chip C as shown in the left portion of
While the expand tape attaching step, the modified layer forming step, and the dividing step are performed by the separate apparatuses in the above preferred embodiment, a part or all of these steps may be performed by a single apparatus.
As described above, the present invention has the effect that the wafer can be well divided without the occurrence of cracking or chipping in the chip obtained by dividing the wafer. In particular, the present invention is useful for a wafer processing method of dividing a semiconductor wafer or an optical device wafer into the individual chips.
The present invention is not limited to the details of the above described preferred embodiment. The scope of the invention is defined by the appended claims and all changes and modifications as fall within the equivalence of the scope of the claims are therefore to be embraced by the invention.
Patent | Priority | Assignee | Title |
10347534, | Sep 12 2017 | NXP B.V.; NXP B V | Variable stealth laser dicing process |
10658220, | Mar 05 2018 | Disco Corporation | Device transferring method |
Patent | Priority | Assignee | Title |
20090203193, | |||
20110056922, | |||
20110195536, | |||
JP2002192370, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Aug 29 2013 | FURUTA, KENJI | Disco Corporation | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 031307 | /0728 | |
Sep 30 2013 | Disco Corporation | (assignment on the face of the patent) | / |
Date | Maintenance Fee Events |
Oct 11 2018 | M1551: Payment of Maintenance Fee, 4th Year, Large Entity. |
Oct 12 2022 | M1552: Payment of Maintenance Fee, 8th Year, Large Entity. |
Date | Maintenance Schedule |
Apr 28 2018 | 4 years fee payment window open |
Oct 28 2018 | 6 months grace period start (w surcharge) |
Apr 28 2019 | patent expiry (for year 4) |
Apr 28 2021 | 2 years to revive unintentionally abandoned end. (for year 4) |
Apr 28 2022 | 8 years fee payment window open |
Oct 28 2022 | 6 months grace period start (w surcharge) |
Apr 28 2023 | patent expiry (for year 8) |
Apr 28 2025 | 2 years to revive unintentionally abandoned end. (for year 8) |
Apr 28 2026 | 12 years fee payment window open |
Oct 28 2026 | 6 months grace period start (w surcharge) |
Apr 28 2027 | patent expiry (for year 12) |
Apr 28 2029 | 2 years to revive unintentionally abandoned end. (for year 12) |