According to one embodiment, a semiconductor apparatus includes a substrate, a first semiconductor chip, a second semiconductor chip and a first converter. The first semiconductor chip includes a first surface and a second surface and is mounted on the substrate, the first surface is opposed to the substrate, the second surface is opposed to the first surface. The second semiconductor chip includes a first area and is stacked on the second surface. The first converter is arranged in the first area, the first converter is configured to perform at least one of analog-to-digital conversion and digital-to-analog conversion and arranged in the first area. A part of the first area does not overlap the first semiconductor chip when viewed from a direction perpendicular to the second surface.
|
1. A semiconductor apparatus, comprising:
a substrate;
a first semiconductor chip including a first surface and a second surface and being mounted on the substrate, the first surface being opposed to the substrate, the second surface being opposed to the first surface;
a second semiconductor chip including a first area and being stacked on the second surface; and
a first converter arranged in the first area, the first converter configured to perform at least one of analog-to-digital conversion and digital-to-analog conversion, wherein
a part of the first area does not overlap the first semiconductor chip when viewed from a direction perpendicular to the second surface.
2. The apparatus according to
the first area does not overlap the first semiconductor chip when viewed from the direction.
3. The apparatus according to
an area size of the first area is smaller than half an area size of the second semiconductor chip when viewed from the direction, the first area is positioned closer to an edge of the second semiconductor chip than a center of the second semiconductor chip.
4. The apparatus according to
a shape of the second semiconductor chip is a rectangle, the first area is arranged parallel to a first long side of the second semiconductor chip, and is positioned closer to the first long side than the center of the second semiconductor chip.
5. The apparatus according to
the second area does not overlap the second semiconductor chip when viewed from the direction.
6. The apparatus according to
the second semiconductor chip and the third semiconductor chip are electrically connected to each other.
7. The apparatus according to
8. The apparatus according to
9. The apparatus according to
the substrate includes a third surface opposed to the first surface of the first semiconductor chip and a fourth surface opposed to the third surface, the apparatus further comprising:
a plurality of terminals formed on the fourth surface; and
a sealing agent configured to seal the third surface.
|
This application is based upon and claims the benefit of priority from Japanese Patent Application No. 2013-040965, filed Mar. 1, 2013, the entire contents of which are incorporated herein by reference.
Embodiments described herein relate generally to a semiconductor apparatus.
When a plurality of semiconductor elements (chips) are to be stacked, flip-chip bonding is often used. As a device in which an adverse influence of noise between semiconductor chips is reduced, the following semiconductor is proposed. When using flip-chip bonding, a wiring layer included in a flat solid layer formed of a conductive material is arranged between each of the semiconductor chips. By connecting the wiring layer to a ground terminal or a power supply terminal of the semiconductor chip, high-speed transmission can be achieved without causing adverse influence of crosstalk noise between the semiconductor chips.
In this technique, a wiring layer included in a flat solid layer is provided between each of the stacked semiconductor chips, and hence in the lower semiconductor chip of the plurality of stacked semiconductor chips, the rewiring layer needs to have a two-layer structure, thereby causing a problem that the semiconductor manufacturing process becomes complicated.
In general, according to one embodiment, a semiconductor apparatus includes a substrate, a first semiconductor chip, a second semiconductor chip and a first converter. The first semiconductor chip includes a first surface and a second surface and is mounted on the substrate, the first surface is opposed to the substrate, the second surface is opposed to the first surface. The second semiconductor chip includes a first area and is stacked on the second surface. The first converter is arranged in the first area, the first converter is configured to perform at least one of analog-to-digital conversion and digital-to-analog conversion and arranged in the first area. A part of the first area does not overlap the first semiconductor chip when viewed from a direction perpendicular to the second surface.
Hereinafter, a semiconductor apparatus according to each embodiment of this disclosure will be described in detail with reference to the drawings. It should be noted that in the following embodiments, duplicate descriptions are omitted assuming that parts denoted by identical reference symbols perform identical operations.
A semiconductor apparatus according to a first embodiment will be described below with reference to
A semiconductor apparatus 100 according to the first embodiment includes a first semiconductor chip 101, a second semiconductor chip 102, a substrate 103, and a converter 104 (also called a first converter).
The first semiconductor chip 101 has a semiconductor substrate formed of a material such as silicon, silicon-germanium alloy, gallium arsenide or the like, and includes a metallic element formed inside the semiconductor substrate or in the surface layer of the semiconductor substrate by using a material such as copper, aluminum, gold or the like. The first semiconductor chip 101 is stacked on the substrate 103 in such a manner that a first surface 106 of the first semiconductor chip 101 is opposed to the substrate 103. It should be noted that the first semiconductor chip 101 may be formed of a dielectric substrate, magnetic substrate, metal or a combination of these. Further, the first semiconductor chip 101 may be formed of a chip size package (CSP). The second semiconductor chip 102 is, for example, a memory chip, and includes a semiconductor substrate similar to the first semiconductor chip 101. The second semiconductor chip 102 is stacked on a second surface 107 of the first semiconductor chip 101 opposed to first surface 106. The first semiconductor chip 101, and second semiconductor chip 102 are electrically connected to the wiring, ground, and the like of the substrate 103 through bonding wires or bumps.
The substrate 103 is a substrate on which the first semiconductor chip 101 is to be mounted. It should be noted that although not shown, components such as a chip capacitor, resistor, inductor, IC, and the like may be mounted on the substrate 103.
The converter 104 is at least one of an analog-to-digital converter, and digital-to-analog converter, and is arranged in a first area 105 of the second semiconductor chip 102. The first area 105 is located on the opposite surface of a surface of the second semiconductor chip 102 opposed to the second surface 107 of the first semiconductor chip 101. It should be noted that the arrangement of the converter 104 is not limited to the surface of the second semiconductor chip 102, and the converter 104 may be arranged under a dielectric layer or the like. Furthermore, the second semiconductor chip 102 is stacked on the first semiconductor chip 101 in such a manner that the first area 105 thereof does not overlap the first semiconductor chip 101 when viewed from the direction perpendicular to the second surface 107 of the first semiconductor chip 101. It should be noted that although it is desirable that the second semiconductor chip 102 be arranged in such a manner that the first area 105 thereof does not overlap the first semiconductor chip 101, the first area 105 may have an area overlapping the first semiconductor chip 101. The area of the second semiconductor chip 102 other than the first area 105 is an area in which, for example, an element configured to perform digital signal processing is included.
It should be noted that although the first semiconductor chip 101, second semiconductor chip 102, and substrate 103 each have a square shape in
Here, temporarily a case where the second semiconductor chip 102 is stacked on the first semiconductor chip 101 in such a manner that the first area 105 thereof overlaps the first semiconductor chip 101 is assumed. In this case, the first semiconductor chip 101 is positioned immediately below the first area 105. Accordingly, the analog-to-digital converter or the digital-to-analog converter formed in the first area 105 is liable to be adversely affected by noise from the wiring or the ground formed in the first semiconductor chip 101 positioned immediately below the first area 105.
Further, even in the case where the wiring or the ground in the first semiconductor chip 101 is not positioned immediately below the first area 105, the analog-to-digital converter or the digital-to-analog converter present in the first area 105 is adversely affected by noise propagated through a substrate part of the first semiconductor chip 101.
Accordingly, as shown in this embodiment, by stacking the second semiconductor chip 102 on the first semiconductor chip 101 in such a manner that the first area 105 thereof does not overlap the first semiconductor chip 101, the analog-to-digital converter or the digital-to-analog converter formed in the first area 105 becomes impervious to being adversely affected by noise.
It should be noted that it is preferable that the area size of the first area 105 be smaller than half the area size of the second semiconductor chip 102, and the first area 105 be arranged in the part of the second semiconductor chip closer to an edge of the second semiconductor chip 102 than the center thereof. By fulfilling the above preference, an area in which the first semiconductor chip 101 and second semiconductor chip 102 overlap each other becomes greater, and the second semiconductor chip 102 can be fixed to the first semiconductor chip 101 with a greater area, and manufacture of the semiconductor apparatus is facilitated.
It should be noted that although in
According to the first embodiment described above, neither wiring, ground generating noise, nor part of the first semiconductor chip including a medium propagating noise are positioned immediately below the first area, and hence it is possible to make the analog-to-digital converter or the digital-to-analog converter impervious to being adversely affected by noise, and further, the manufacture of the semiconductor apparatus is facilitated.
A semiconductor apparatus 200 according to a second embodiment will be described below with reference to
The semiconductor apparatus 200 according to the second embodiment includes a first semiconductor chip 101, a second semiconductor chip 201, a substrate 103, and a converter 104.
The first semiconductor chip 101, and substrate 103 are identical to the first embodiment, and hence a description thereof is omitted here. Although the second semiconductor chip 201 has a configuration substantially identical to the semiconductor chip 102 according to the first embodiment, the semiconductor chip 201 is different from the first embodiment in that the shape thereof is rectangular. As in the first embodiment, the second semiconductor chip 201 has a first area 202 including at least one of an analog-to-digital converter and a digital-to-analog converter. The shape of the first area 202 is rectangular. When viewed from the direction perpendicular to a second surface 107 of the first semiconductor chip 101, the first area 202 is positioned closer to the first long side 203 of the second semiconductor chip 201 than the center thereof, and is substantially parallel to the first long side 203.
The first long side 203 is the only one long side not overlapping the first semiconductor chip 101 of the sides of the second semiconductor chip 201 when they are viewed from the direction perpendicular to the second surface 107 of the first semiconductor chip 101.
Next, an example of a semiconductor apparatus in which a first area is formed at a position close to the short side of the second semiconductor chip 201 is shown in
As shown in
According to the second embodiment described above, by making the second semiconductor chip rectangular, and arranging the first area closer to the long side of the second semiconductor chip not overlapping the first semiconductor chip among the sides of the second semiconductor chip when viewed from the direction perpendicular to the second surface 107 of the first semiconductor chip 101, the length of the part of the second semiconductor chip protruding from the first semiconductor chip from the side of the first semiconductor chip becomes shorter, and hence it becomes easier to fix the second semiconductor chip to the first semiconductor chip, the manufacture of the device is further facilitated, and the converter can be prevented from being adversely affected by noise.
It should be noted that in the second embodiment, although an example in which the second semiconductor chip 201 is rectangular is shown, the shape is not limited to the rectangle, and the second semiconductor chip 201 may have a shape of an ellipse, or some other polygon other than the regular polygon. In such a case, when a point at which the centerline (major axis in the case of an ellipse) of the second semiconductor chip 201 in the first direction and centerline (minor axis in the case of an ellipse) thereof in the second direction perpendicular to the first direction intersect each other is defined as the center of the second semiconductor chip, it is sufficient if the first area is positioned closer to the edge of the second semiconductor chip 201 in the first direction than the center thereof.
A semiconductor apparatus 400 according to a third embodiment will be described below with reference to
The semiconductor apparatus 400 according to the third embodiment includes a first semiconductor chip 401, a second semiconductor chip 102, a substrate 103, and a converter 104.
The second semiconductor chip 102, the substrate 103, and the converter 104 are identical to the second semiconductor chip 201, the substrate 103, and the converter 104 in the above-mentioned embodiment, and hence a description of them is omitted here.
The first semiconductor chip 401 is different from the above-mentioned first semiconductor chip 101 in that the chip 401 has a second area 402 including at least one (also called a second converter) of an analog-to-digital converter and a digital-to-analog converter.
The second area 402 is arranged at a position not overlapping the second semiconductor chip 102 when viewed from the direction perpendicular to a second surface 107 of the first semiconductor chip 401. That is, the second semiconductor chip 102 is stacked on the first semiconductor chip 401 in such a manner that the first area 105 and second area 402 do not overlap each other.
According to the third embodiment described above, the second semiconductor chip 102 is arranged on the first semiconductor chip 401 in such a manner that the first area does not overlap the first semiconductor chip, and the second area does not overlap the second semiconductor chip, and hence it is possible to reduce the adverse influence of noise from each of the semiconductor chips on each of the first area and second area.
A semiconductor apparatus 500 according to a fourth embodiment will be described below with reference to
The semiconductor apparatus 500 according to the fourth embodiment includes a first semiconductor chip 101, a second semiconductor chip 102, a substrate 103, converter 104, a third semiconductor chip 501, and bonding wires 502.
The first semiconductor chip 101, the second semiconductor chip 102, and the substrate 103 are identical to the first semiconductor chip 101, the second semiconductor chip 102, and the substrate 103 in the above-mentioned embodiment, and hence a description of them is omitted here.
The third semiconductor chip 501 is a semiconductor chip formed of the same manner as the first semiconductor chip 101 and second semiconductor chip 102, and has a function of an analog circuit such as an amplifier, mixer, or oscillator. It should be noted that the third semiconductor chip 501 may be formed of a dielectric substrate, magnetic substrate, metal or a combination of these, and may also be formed of a CSP. Further, although the shape of the third semiconductor chip 501 is a rectangle in
It should be noted that although not shown, the third semiconductor chip 501 is electrically connected to the wiring or the ground of the substrate 103 through bonding wires or bumps. Further, the third semiconductor chip 501 may be electrically connected also to the first semiconductor chip 101.
The bonding wires 502 electrically connect the second semiconductor chip 102, and third semiconductor chip 501 to each other. The bonding wires 502 are formed of a conductor such as gold, copper, or aluminum.
As shown in
Here, the second semiconductor chip 102, and third semiconductor chip 501 each may configure a wireless unit. The wireless unit mentioned here implies a transmitter, receiver or transceiver. According to the semiconductor apparatus 500 shown in
Next, a modification example of the fourth embodiment will be described below with reference to
A semiconductor apparatus 600 shown in
The semiconductor chip 601 is connected to the second semiconductor chip 102 by means of the bonding wires 502. Thereby, the third semiconductor chip 501, and fourth semiconductor chip 601 can share with each other at least one of the analog-to-digital converter and the digital-to-analog converter included in the first area 105 of the second semiconductor chip 102.
Each of the third semiconductor chip 501 and fourth semiconductor chip 601 operates as a high-frequency analog circuit of a separate wireless system, and can share with each other at least one of the analog-to-digital converter and the digital-to-analog converter included in the first area 105 of the second semiconductor chip 102, and hence it is possible to more effectively utilize the space on the substrate than in the case where an analog-to-digital converter or a digital-to-analog converter is additionally provided for the fourth semiconductor chip 601 on the substrate.
It should be noted that the second semiconductor chip 102 may also be connected to the third semiconductor chip 501 without using bonding wires. A connection example of the second semiconductor chip is shown in
In a semiconductor apparatus 700 shown in
By directly stacking the second semiconductor chip on the third semiconductor chip as described above, it is possible to reduce the adverse influence of noise while enhancing the strength of the device to a higher degree than in the case where the second semiconductor chip is connected to the third semiconductor chip by using bonding wires.
According to the fourth embodiment described above, by providing the third semiconductor chip, it is possible to provide a wireless unit in which the adverse influence of noise from the first semiconductor chip is reduced, and by stacking the second semiconductor chip on the first semiconductor chip, it is possible to effectively utilize the space on the substrate. Furthermore, the third semiconductor chip is not stacked on the first semiconductor chip, and is arranged separate from the first semiconductor chip with a space held between them, and hence it is possible to reduce the adverse influence of noise from the analog circuit of the third semiconductor chip.
A semiconductor apparatus 800 according to a fifth embodiment will be described below with reference to
The semiconductor apparatus 800 according to the fifth embodiment includes a first semiconductor chip 101, a second semiconductor chip 102, a substrate 103, a converter 104, a third semiconductor chip 501, bonding wires 502, bonding wires 801, and an antenna 802. The first semiconductor chip 101, second semiconductor chip 102, substrate 103, third semiconductor chip 501, and bonding wires 502 are substantially identical to the semiconductor apparatus 500 shown in
The bonding wires 801 electrically connect an analog circuit formed on the third semiconductor chip 501, and antenna 802 to each other.
In the example of
Next, a modification example of the semiconductor apparatus 800 according to the fifth embodiment will be described below with reference to
A semiconductor apparatus 900 shown in
The bonding wires 902 electrically connect the high-frequency analog circuit 901, and wiring 903 to each other.
The wiring 903 is a metallic pattern arranged on the substrate.
The antenna 904 assumes a frequency band lower than the frequency band utilized by the antenna 802 for transmission/reception. In
The frequency band utilized by the second wireless system is lower than the frequency band of the first wireless system utilized in the high-frequency analog circuit formed on the third semiconductor chip 501, and hence the transmission loss caused in the bonding wires 902 and wiring 903 is small. Accordingly, the transmission distance from the high-frequency analog circuit 901 to the antenna 904 can be made long.
According to the fifth embodiment described above, by connecting the antenna to the third semiconductor chip, at least one of the analog-to-digital converter and digital-to-analog converter formed on the second semiconductor chip can compose a wireless unit provided with an antenna, which is impervious to being adversely affected by noise from the first semiconductor chip.
A semiconductor apparatus 1000 according to a sixth embodiment will be described below with reference to
The semiconductor apparatus 1000 according to the sixth embodiment includes a first semiconductor chip 101, a second semiconductor chip 102, a substrate 103, a converter 104, a third semiconductor chip 501, bonding wires 502, and components 1001.
The first semiconductor chip 101, the second semiconductor chip 102, the substrate 103, the converter 104, the third semiconductor chip 501, and bonding wires 502 are substantially identical to the semiconductor apparatus 500 shown in
The components 1001 are elements other than the semiconductor chips to be mounted on the substrate 103, and are components such as an IC, resistor, capacitor, and the like. When viewed from the direction perpendicular to a second surface 107 of the first semiconductor chip 101, the components 1001 are arranged at positions on the substrate 103, and under the bonding wires 502, and are arranged between the first semiconductor chip 101, and third semiconductor chip 501 as shown in
Next, a modification example of the arrangement of the components 1001 is shown in
Although the semiconductor apparatus 1100 has a configuration substantially identical to the semiconductor apparatus 1000 shown in
As shown in
As shown in
According to the sixth embodiment described above, by arranging each component under at least one of each bonding-wire group, and the first area of the second semiconductor chip when viewed from the direction perpendicular to the second surface of the second semiconductor chip, it is possible to effectively utilize the area on the substrate.
A semiconductor apparatus 1200 according to a seventh embodiment will be described below with reference to
The semiconductor apparatus 1200 according to the seventh embodiment includes a first semiconductor chip 101, a second semiconductor chip 102, a substrate 103, a converter 104, a third semiconductor chip 501, bonding wires 502, bonding wires 801, an antenna 802, terminals 1201, and a sealing agent 1202.
The semiconductor apparatus 1200 has a configuration identical to the semiconductor apparatus 800 of
The terminals 1201 are, for example, solder balls, and are conducting members formed for connection to other substrates, devices, and the like. A plurality of terminals 1201 are formed on an undersurface 1204 (also called a fourth surface) of the substrate 103 opposed to a top surface 1203 (also called a third surface) of the substrate 103 on which the first semiconductor chip 101 is mounted.
The sealing agent 1202 is formed of a thermosetting molding material obtained by adding, for example, a silica filler or the like to an epoxy resin used as a principal ingredient, and is molded and formed into a certain shape on the top surface 1203 of the substrate 103 for protection of the semiconductor chips.
Although a BGA package is assumed as the semiconductor apparatus 1200 shown in
According to the seventh embodiment described above, a plurality of terminals are formed on the undersurface of the substrate, whereby connection to the outside of the semiconductor apparatus is facilitated. Further, the top surface of the substrate is sealed with a sealing agent, whereby the semiconductor chips, bonding wires, and the like mounted on the top surface of the substrate can be protected from the external environment.
The semiconductor apparatus shown in
First, a wireless apparatus according to an eighth embodiment will be described below with reference to the block diagram of
The wireless apparatus 1300 shown in
The semiconductor apparatus 1301 performs data transmission/reception to/from the outside. It should be noted that any one of the semiconductor apparatuses of the fourth to seventh embodiments may be used.
The processor 1302 processes data received from the semiconductor apparatus 1301 or data to be transmitted to the semiconductor apparatus 1301.
The memory 1303 receives data from the processor 1302, and stores the received data therein.
Next, examples of wireless apparatuses each incorporating therein a semiconductor apparatus 1301 will be described below with reference to
Here, the wireless apparatuses are, for example, a notebook PC 1401, and a mobile terminal 1402. Each of the notebook PC 1401 and mobile terminal 1402 includes a semiconductor apparatus 1301 internally or externally, and performs data communication by using a frequency of, for example, a millimeter waveband through the semiconductor apparatus 1301.
If the semiconductor apparatus 1301 incorporated in the notebook PC 1401, and the mobile terminal 1402 are arranged so that their directions, in which high antenna directivity is obtained, are opposed to each other, it is possible to efficiently perform data transmission/reception.
In the example of
According to the eighth embodiment described above, the above-mentioned semiconductor apparatuses are incorporated in the communication apparatuses configured to perform data communication, such as a notebook PC, and mobile terminal, and the like, whereby it is possible to efficiently perform data transmission/reception while reducing an adverse influence of noise.
An example of a wireless apparatus functioning as a memory card incorporating therein a semiconductor apparatus is shown in
As a result, the wireless apparatus 1500 includes a semiconductor apparatus, whereby the wireless apparatus 1500 can perform wireless communication with a notebook PC, mobile terminal, digital camera, and the like.
According to the ninth embodiment described above, by incorporating a semiconductor apparatus in a wireless apparatus configured to perform wireless data communication with a notebook PC, mobile terminal or the like, the wireless apparatus functioning as a memory card, it is possible to provide a memory card impervious to being adversely affected by noise, and provided with a wireless communication function, and efficiently perform transmission/reception of data or the like.
While certain embodiments have been described, these embodiments have been presented by way of example only, and are not intended to limit the scope of the inventions. Indeed, the novel methods and systems described herein may be embodied in a variety of other forms; furthermore, various omissions, substitutions and changes in the form of the methods and systems described herein may be made without departing from the spirit of the inventions. The accompanying claims and their equivalents are intended to cover such forms or modifications as would fall within the scope and spirit of the inventions.
Okuni, Hidenori, Akita, Koji, Tsutsumi, Yukako
Patent | Priority | Assignee | Title |
Patent | Priority | Assignee | Title |
5627792, | Oct 27 1994 | NEC Electronics Corporation | Loc type semiconductor memory device |
20040145042, | |||
20050212853, | |||
20060012022, | |||
20060244130, | |||
20070052079, | |||
20080211110, | |||
20110012250, | |||
20110109000, | |||
JP2002343930, | |||
JP2004221215, | |||
JP200673625, | |||
JP2008211188, | |||
JP2009054850, | |||
JP2011155208, | |||
JP2012080145, | |||
JP4940064, | |||
JP8125143, | |||
JP9252081, | |||
WO2008084841, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Nov 22 2013 | TSUTSUMI, YUKAKO | Kabushiki Kaisha Toshiba | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 031688 | /0379 | |
Nov 22 2013 | OKUNI, HIDENORI | Kabushiki Kaisha Toshiba | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 031688 | /0379 | |
Nov 22 2013 | AKITA, KOJI | Kabushiki Kaisha Toshiba | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 031688 | /0379 | |
Nov 27 2013 | Kabushiki Kaisha Toshiba | (assignment on the face of the patent) | / |
Date | Maintenance Fee Events |
Jan 31 2019 | M1551: Payment of Maintenance Fee, 4th Year, Large Entity. |
Jan 25 2023 | M1552: Payment of Maintenance Fee, 8th Year, Large Entity. |
Date | Maintenance Schedule |
Aug 11 2018 | 4 years fee payment window open |
Feb 11 2019 | 6 months grace period start (w surcharge) |
Aug 11 2019 | patent expiry (for year 4) |
Aug 11 2021 | 2 years to revive unintentionally abandoned end. (for year 4) |
Aug 11 2022 | 8 years fee payment window open |
Feb 11 2023 | 6 months grace period start (w surcharge) |
Aug 11 2023 | patent expiry (for year 8) |
Aug 11 2025 | 2 years to revive unintentionally abandoned end. (for year 8) |
Aug 11 2026 | 12 years fee payment window open |
Feb 11 2027 | 6 months grace period start (w surcharge) |
Aug 11 2027 | patent expiry (for year 12) |
Aug 11 2029 | 2 years to revive unintentionally abandoned end. (for year 12) |