A semiconductor device includes: a first n− type epitaxial layer disposed on a first surface of an n+ type silicon carbide substrate including a current carrying region and termination regions positioned at both sides of the current carrying region; a p type epitaxial layer disposed on the first n− type epitaxial layer; a second n− type epitaxial layer disposed on the p type epitaxial layer; a first trench disposed in the current carrying region; a second trench disposed in each termination region; a gate insulating layer disposed in the first trench; a gate electrode disposed on the gate insulating layer; and a termination insulating layer disposed in the second trench, in which a side of the termination insulating layer contacts the p type epitaxial layer and the second n− type epitaxial layer.
|
1. A semiconductor device, comprising:
a first n− type epitaxial layer disposed on a first surface of an n+ type silicon carbide substrate including a current carrying region and termination regions positioned at both sides of the current carrying region;
a p type epitaxial layer disposed on the first n− type epitaxial layer;
a second n− type epitaxial layer disposed on the p type epitaxial layer;
a first trench disposed in the current carrying region;
a second trench disposed in each termination region;
a gate insulating layer disposed in the first trench;
a gate electrode disposed on the gate insulating layer; and
a termination insulating layer disposed in the second trench,
wherein a side of the termination insulating layer contacts the p type epitaxial layer and the second n− type epitaxial layer.
12. A method of manufacturing a semiconductor device, comprising:
forming a first n− type epitaxial layer on a first surface of an n+ type silicon carbide substrate including a current carrying region and termination regions positioned at both sides of the current carrying region;
forming a p type epitaxial layer on the first n− type epitaxial layer;
forming a preliminary second n− type epitaxial layer on the p type epitaxial layer;
forming a p+ region in the current carrying region by injecting p+ ions into both edges of the preliminary second n− type epitaxial layer in the current carrying region;
forming an n+ region and a second n− type epitaxial layer by injecting n+ ions into the preliminary second n− type epitaxial layer positioned between the p+ regions;
forming a first trench in the current carrying region;
forming a second trench in each termination region;
forming a gate insulating layer inside the first trench and inside the second trench;
forming a gate electrode on the gate insulating layer inside the first trench;
forming an oxide layer on the gate electrode and the gate insulating layer inside the second trench;
forming a source electrode positioned on the oxide layer in the current carrying region and a gate runner positioned on the oxide layer in the termination region; and
forming a drain electrode on a second surface of the n+ type silicon carbide substrate,
wherein the gate insulating layer formed inside the second trench forms a termination insulating layer together with the oxide layer formed inside the second trench, and
a side of the termination insulating layer contacts the p type epitaxial layer and the second n− type epitaxial layer.
2. The semiconductor device of
an n+ region disposed on a part of the second n− type epitaxial layer in the current carrying region; and
a plurality of p+ regions disposed on a part of the p type epitaxial layer in the current carrying region.
3. The semiconductor device of
the second n− type epitaxial layer and the n+ region are disposed between the p+ region and the first trench.
4. The semiconductor device of
a distance between the p+ region and the termination insulating layer is 20 μm to 100 μm.
5. The semiconductor device of
an oxide layer disposed on the gate electrode and extended up to the termination insulating layer;
a source electrode disposed on the oxide layer in the current carrying region;
a gate runner disposed on the oxide layer in each termination region; and
a drain electrode positioned on a second surface of the n+ type silicon carbide substrate.
6. The semiconductor device of
7. The semiconductor device of
8. The semiconductor device of
9. The semiconductor device of
10. The semiconductor device of
11. The semiconductor device of
13. The method of
14. The method of
the second n− type epitaxial layer and the n+ region are disposed between the p+ region and the first trench.
15. The method of
a distance between the p+ region and the termination insulating layer is about 20 μm to 100 μm.
16. The method of
17. The method of
18. The method of
19. The method of
20. The method of
|
This application claims under 35 U.S.C. §119(a) priority to and the benefit of Korean Patent Application No. 10-2013-0167816 filed in the Korean Intellectual Property Office on Dec. 30, 2013, the entire contents of which are incorporated herein by reference.
(a) Field of the Invention
The present invention relates to a semiconductor device including silicon carbide (SiC), and a method of manufacturing the same.
(b) Description of the Related Art
In the field of semiconductor manufacturing, due to enlargement and high capacity of applications, there is a need for a power semiconductor device having a high breakdown voltage, a high current, and a high-speed switching characteristic.
A silicon carbide (SiC) power semiconductor device has been studied as a power semiconductor device capable of satisfying requirements of a high breakdown voltage and a high current, and a high-speed switching characteristic, due to properties exceeding those of a silicon (Si) power semiconductor device.
In a semiconductor device, when a forward voltage is applied, the semiconductor device is divided into a current carrying region in which electrons flow and termination regions positioned at both sides of the current carrying region, where the termination region is a finished region of one semiconductor device and has a bend of a PN junction. As a result, when a backward voltage is applied, a depletion layer is formed along the bend of the PN junction, and an electric field is concentrated at the bend of the PN junction, and thus the breakdown voltage of the semiconductor device is reduced.
The above information disclosed in this Background section is only for enhancement of understanding of the background of the invention and therefore it may contain information that does not form the prior art that is already known in this country to a person of ordinary skill in the art.
The present invention is directed to a semiconductor device and a method of manufacturing the same having advantages of preventing a depletion layer from being formed outside the semiconductor device in a silicon carbide MOSFET to which a trench gate is applied.
An exemplary embodiment of the present invention provides a semiconductor device, including: a first n− type epitaxial layer disposed on a first surface of an n+ type silicon carbide substrate including a current carrying region and termination regions positioned at both sides of the current carrying region; a p type epitaxial layer disposed on the first n− type epitaxial layer; a second n− type epitaxial layer disposed on the p type epitaxial layer; a first trench disposed in the current carrying region; a second trench disposed in each termination region; a gate insulating layer disposed in the first trench; a gate electrode disposed on the gate insulating layer; and a termination insulating layer disposed in the second trench, in which a side of the termination insulating layer contacts the p type epitaxial layer and the second n− type epitaxial layer.
The semiconductor device may further include: an n+ region disposed on a part of the second n− type epitaxial layer in the current carrying region; and a plurality of p+ regions disposed on a part of the p type epitaxial layer in the current carrying region.
The p+ regions may be disposed at both sides of the first trench, respectively, and the second n− type epitaxial layer and the n+ region may be disposed between the p+ region and the first trench.
The p+ region and the termination insulating layer may be spaced apart from each other, and a distance between the p+ region and the termination insulating layer may be about 20 μm to 100 μm.
The semiconductor device may further include: an oxide layer disposed on the gate electrode and extended up to the termination insulating layer; a source electrode disposed on the oxide layer in the current carrying region; a gate runner disposed on the oxide layer in each termination region; and a drain electrode positioned on a second surface of the n+ type silicon carbide substrate.
Channels may be disposed in the second n− type epitaxial layer at both sides of the first trench and the p type epitaxial layer at both sides of the trench.
The channels may include a first channel disposed in the p type epitaxial layer at both sides of the trench and a second channel disposed in the second n− type epitaxial layer at the both sides of the trench.
The first channel may be an inversion layer channel, and the second channel may be an accumulation layer channel.
A sum of thicknesses of the second n− type epitaxial layer and the n+ region disposed between the p+ region and the first trench may be the same as a thickness of the p+ region.
A doping concentration of the first n− type epitaxial layer may be the same as or different from a doping concentration of the second n− type epitaxial layer.
A depth of the first trench and a depth of the second trench may be the same as each other.
Another exemplary embodiment of the present invention provides a method of manufacturing a semiconductor device, including: forming a first n− type epitaxial layer on a first surface of an n+ type silicon carbide substrate including a current carrying region and termination regions positioned at both sides of the current carrying region; forming a p type epitaxial layer on the first n− type epitaxial layer; forming a preliminary second n− type epitaxial layer on the p type epitaxial layer; forming a p+ region in the current carrying region by injecting p+ ions into both edges of the preliminary second n− type epitaxial layer in the current carrying region; forming an n+ region and a second n− type epitaxial layer by injecting n+ ions into the preliminary second n− type epitaxial layer positioned between the p+ regions; forming a first trench in the current carrying region; forming a second trench in the termination region; forming a gate insulating layer inside the first trench and inside the second trench; forming a gate electrode on the gate insulating layer inside the first trench; forming an oxide layer on the gate electrode and the gate insulating layer inside the second trench; forming a source electrode positioned on the oxide layer in the current carrying region and a gate runner positioned on the oxide layer in the termination region; and forming a drain electrode on a second surface of the n+ type silicon carbide substrate, in which the gate insulating layer formed inside the second trench forms a termination insulating layer together with the oxide layer formed inside the second trench, and a side of the termination insulating layer contacts the p type epitaxial layer and the second n− type epitaxial layer.
The first trench may pass through the n+ region, the second n− type epitaxial layer, and the p type epitaxial layer, and be formed at a part of the first n− type epitaxial layer.
As such, according to the exemplary embodiment of the present invention, the termination insulating layer is disposed in the termination region of the semiconductor device to prevent a depletion layer from being formed at the outermost side of the semiconductor device.
Further, the p type epitaxial layer is extended from the current carrying region to the termination region to prevent an electric field from being concentrated in the termination region of the semiconductor device.
Hereinafter, exemplary embodiments of the present invention will be described in detail with reference to the accompanying drawings. As those skilled in the art would realize, the described embodiments may be modified in various different ways, all without departing from the spirit or scope of the present invention. On the contrary, exemplary embodiments introduced herein are provided to make disclosed contents thorough and complete and sufficiently transfer the spirit of the present invention to those skilled in the art.
In the drawings, the thickness of layers, films, panels, regions, etc., are exaggerated for clarity. It will be understood that when a layer is referred to as being “on” another layer or substrate, it can be directly on the other layer or substrate, or intervening them may also be present. Like reference numerals designate like elements throughout the specification.
It is understood that the term “vehicle” or “vehicular” or other similar term as used herein is inclusive of motor vehicles in general such as passenger automobiles including sports utility vehicles (SUV), buses, trucks, various commercial vehicles, watercraft including a variety of boats and ships, aircraft, and the like, and includes hybrid vehicles, electric vehicles, plug-in hybrid electric vehicles, hydrogen-powered vehicles and other alternative fuel vehicles (e.g. fuels derived from resources other than petroleum). As referred to herein, a hybrid vehicle is a vehicle that has two or more sources of power, for example both gasoline-powered and electric-powered vehicles.
The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of the invention. As used herein, the singular forms “a,” “an” and “the” are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will be further understood that the terms “comprises” and/or “comprising,” when used in this specification, specify the presence of stated features, integers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, integers, steps, operations, elements, components, and/or groups thereof. As used herein, the term “and/or” includes any and all combinations of one or more of the associated listed items.
Referring to
In particular, the current carrying region A is a region in which electrons flow when a forward voltage is applied. Doping concentrations of the first n− type epitaxial layer 200 and the second n− type epitaxial layer 400 may be the same as or different from each other.
An n+ region 600 is disposed on a part of the second n− type epitaxial layer 400 in the current carrying region A, and a p+ region 500 is disposed on a part of the p type epitaxial layer 300 in the current carrying region A.
A first trench 650 is disposed in the first n− type epitaxial layer 200, the p type epitaxial layer 300, the second n− type epitaxial layer 400, and the n+ region 600 in the current carrying region A. The first trench 650 passes through the p type epitaxial layer 300, the second n− type epitaxial layer 400, and the n+ region 600, and is formed in a part of the first n− type epitaxial layer 200.
The p+ region 500 is separated from the first trench 650, and the p+ regions 500 are disposed at both sides of the first trench 650, respectively. The second n− type epitaxial layer 400 and the n+ region 600 are disposed between the first trench 650 and the p+ region 500. A sum of thicknesses of the second n− type epitaxial layer 400 and the n+ region 600 disposed between the first trench 650 and the p+ region 500 is substantially the same as a thickness of the p+ region 500.
A second trench 660 is disposed in the first n− type epitaxial layer 200 in the termination region B. A side of the second trench 660 is positioned in the p type epitaxial layer 300 and the second n− type epitaxial layer 400. Depths of the first trench 650 and the second trench 660 may be the same as each other.
A gate insulating layer 700 is formed in the first trench 650, and a gate electrode 800 is disposed on the gate insulating layer 700. An oxide layer 710 is disposed on the gate electrode 800, the gate insulating layer 700, and the second n− type epitaxial layer 400. The gate electrode 800 substantially fills the first trench 650, and the gate insulating layer 700 and the oxide layer 710 may be made of silicon dioxide (SiO2).
A termination insulating layer 720 is disposed in the second trench 660. The termination insulating layer 720 is made of the same material as the gate insulating layer 700 and the oxide layer 710. The termination insulating layer 720 is connected to the oxide layer 710, and the side of the termination insulating layer 720 contact the first n− type epitaxial layer 200, the p type epitaxial layer 300, and the second n− type epitaxial layer 400. In particular, the p+ region 500 and the termination insulating layer 720 are spaced apart from each other, and a distance between the p+ region 500 and the termination insulating layer 720 may be about 20 μm to 100 μm. More preferably, the distance between the p+ region 500 and the termination insulating layer 720 may be about 20 μm to 35 μm.
In the oxide layer 710, an opening 711 exposing parts of the p+ region 500 and the n+ region 600 is formed, and a source electrode 900 is disposed on the oxide layer 710 in the current carrying region A. The source electrode 900 contacts the parts of the p+ region 500 and the n+ region 600 through the opening 711.
A gate runner 950 is disposed on the oxide layer 710 in the termination region B. The gate runner 950 serves to rapidly apply a gate voltage to the gate electrode 800.
A drain electrode 1000 is disposed on a second surface of the n+ type silicon carbide substrate 100.
Channels 850 of the semiconductor device are formed in the p type epitaxial layer 300 at both sides of the first trench 650 and the second n− type epitaxial layer 400 at both sides of first the trench 650. The channels 850 include a first channel 350 and a second channel 450. The first channel 350 is an inversion layer channel formed in the p type epitaxial layer 300 at both sides of the first trench 650, and the second channel 450 is an accumulation layer channel formed in the second n− type epitaxial layer 400 at both sides of the first trench 650.
As such, since the channels 850 include the first channel 350, which is the inversion layer channel, and the second channel 450, which is the accumulation layer channel, the semiconductor device according to the present invention provides an effect of having advantages of both the inversion layer channel and the accumulation layer channel.
The semiconductor device including only the accumulation layer channel has an advantage of preventing a reduction in electron mobility to decrease on resistance, but a thickness of the gate insulating layer 700 is increased due to a low threshold voltage. The gate insulating layer 700 is difficult to grow in silicon carbide, and thus difficulty in the process is increased as the thickness of the gate insulating layer 700 is increased.
Further, in the semiconductor device including only the inversion layer channel, due to a sufficient threshold voltage, the thickness of the gate insulating layer 700 in the current carrying region A is smaller than the thickness of the gate insulating layer 700 in the current carrying region A of the semiconductor device including only the accumulation layer channel. As a result, difficulty in the process is relatively decreased. However, since an interface state between the gate insulating layer 700 made of silicon dioxide and silicon carbide negatively influences a flow of electrons passing through the channel, mobility of the electrons is largely decreased.
Since the semiconductor device according to the exemplary embodiment includes the accumulation layer channel formed by accumulating a charge carrier, an effect of the interface between the gate insulating layer 700 and silicon carbide is comparatively less, and mobility of electrons is improved, and as a result, on resistance is reduced. Further, since the threshold voltage is sufficient as the semiconductor device according to the exemplary embodiment includes the inversion layer channel, the thickness of the gate insulating layer 700 is not relatively large, and as a result, a manufacturing process may be improved.
Further, in the exemplary embodiment, the p type epitaxial layer 300 is extended from the current carrying region A to the termination region B. As a result, a PN junction without a bend, that is, the p type epitaxial layer 300 forms a junction surface without a bend with the first n− type epitaxial layer 200 and the second n− type epitaxial layer 400 in the termination region B. Accordingly, since the electric field is not concentrated in the termination region, the breakdown voltage of the semiconductor device is not reduced.
Further, in the related art, the depletion layer formed in the current carrying region A is extended to the termination region B to be formed outside the termination region B, but in the exemplary embodiment, the termination insulating layer 720 is disposed in the termination region B to prevent the depletion layer from being formed at the outermost side of the semiconductor device, that is, outside the termination region B.
Next, characteristics of a semiconductor device according to an Example and a semiconductor device according to Comparative Examples will be described with reference to
In
Referring to
In
Referring to
Next, a distance between the second trench and the p+ region and a depth of the second trench in the semiconductor device according to the Example will be described with reference to
In the Example, the second trench is formed in the termination region, and the termination insulating layer is formed in the second trench. The second trench and the p+ region are spaced apart from each other.
In
Referring to
Next, a method of manufacturing a semiconductor device according to another exemplary embodiment of the present invention will be described in detail with reference to
Referring to
Referring to
Referring to
Referring to
The edge of the n+ region 600 contacts the p+ region 500. The upper surface of the n+ region 600 is positioned on an extended line of the upper surface of the p+ region 500. A sum of thicknesses of the n+ region 600 positioned between the two p+ regions 500 and the second n− type epitaxial layer 400 is substantially the same as the thickness of the p+ region 500. Preferably, the injection of the n+ ions uses a mask (not illustrated). In particular, the two p+ regions 500 are exposed by using the mask, and the n+ ions are injected into the exposed preliminary second n− type epitaxial layer 400a.
Referring to
The first trench 650 is formed in the current carrying region A, passes through the p type epitaxial layer 300, the second n− type epitaxial layer 400, and the n+ region 600, and is formed in a part of the first n− type epitaxial layer 200.
The second trench 660 is formed in the termination region B, and the side of the second trench 660 is positioned at the p type epitaxial layer 300, the second n− type epitaxial layer 400, and the n+ region 600, and a part of the first n− type epitaxial layer 200.
Depths of the first trench 650 and the second trench 660 may be the same as each other.
Referring to
Referring to
Referring to
While this invention has been described in connection with what is presently considered to be practical exemplary embodiments, it is to be understood that the invention is not limited to the disclosed embodiments, but, on the contrary, is intended to cover various modifications and equivalent arrangements included within the spirit and scope of the appended claims.
Lee, Jong Seok, Hong, Kyoung-Kook, Jung, Youngkyun, Chun, Dae Hwan, Park, Junghee
Patent | Priority | Assignee | Title |
11201216, | Aug 31 2017 | Denso Corporation | Silicon carbide semiconductor device and manufacturing method of silicon carbide semiconductor device |
11735654, | Aug 31 2017 | Denso Corporation | Silicon carbide semiconductor device and manufacturing method of silicon carbide semiconductor device |
Patent | Priority | Assignee | Title |
6445037, | Sep 28 2000 | General Semiconductor, Inc. | Trench DMOS transistor having lightly doped source structure |
6750511, | Sep 19 2001 | Kabushiki Kaisha Toshiba | Trench-gate semiconductor device |
7928505, | Dec 03 2007 | Renesas Electronics Corporation | Semiconductor device with vertical trench and lightly doped region |
8154074, | Jul 08 2008 | Denso Corporation | Silicon carbide semiconductor device and manufacturing method of the same |
20080038890, | |||
20110018005, | |||
20130168761, | |||
JP2010021175, | |||
JP3701227, | |||
JP4825424, | |||
KR1019990069331, | |||
KR1020050032753, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Jun 12 2014 | CHUN, DAE HWAN | Hyundai Motor Company | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 033197 | /0478 | |
Jun 12 2014 | HONG, KYOUNG-KOOK | Hyundai Motor Company | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 033197 | /0478 | |
Jun 12 2014 | LEE, JONG SEOK | Hyundai Motor Company | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 033197 | /0478 | |
Jun 12 2014 | PARK, JUNGHEE | Hyundai Motor Company | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 033197 | /0478 | |
Jun 12 2014 | JUNG, YOUNGKYUN | Hyundai Motor Company | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 033197 | /0478 | |
Jun 27 2014 | Hyundai Motor Company | (assignment on the face of the patent) | / |
Date | Maintenance Fee Events |
Dec 15 2015 | ASPN: Payor Number Assigned. |
Dec 15 2015 | RMPN: Payer Number De-assigned. |
Feb 20 2019 | M1551: Payment of Maintenance Fee, 4th Year, Large Entity. |
Feb 20 2023 | M1552: Payment of Maintenance Fee, 8th Year, Large Entity. |
Date | Maintenance Schedule |
Sep 01 2018 | 4 years fee payment window open |
Mar 01 2019 | 6 months grace period start (w surcharge) |
Sep 01 2019 | patent expiry (for year 4) |
Sep 01 2021 | 2 years to revive unintentionally abandoned end. (for year 4) |
Sep 01 2022 | 8 years fee payment window open |
Mar 01 2023 | 6 months grace period start (w surcharge) |
Sep 01 2023 | patent expiry (for year 8) |
Sep 01 2025 | 2 years to revive unintentionally abandoned end. (for year 8) |
Sep 01 2026 | 12 years fee payment window open |
Mar 01 2027 | 6 months grace period start (w surcharge) |
Sep 01 2027 | patent expiry (for year 12) |
Sep 01 2029 | 2 years to revive unintentionally abandoned end. (for year 12) |