An led driver described herein can determine whether it is operating in z soft-start process by comparing a first threshold value and a soft-start reference value. In the soft-start process, the inductor current and the led driving current can be soft-started periodically to effectively avoid current overshoot. In addition, the end of the soft-tart operation can be controlled based on a comparison result of the first threshold value and the reference value of the soft-start, and without any external settings. Thus, the end of soft-start operation can automatically be determined with strong controllability.
|
1. A light-emitting diode (led) driver, comprising:
a) a soft-start control circuit, wherein when a first threshold value is less than a soft-start reference value, said led driver is configured to operate in a soft-start process, wherein said soft-start reference value represents a desired output current of said led driver, and wherein an inductor current of said led driver is no greater than a second threshold value;
b) wherein during a first time interval of said soft-start process, an led driving current is configured to be maintained at a first current value, and an led driving voltage rises in a slope-shape, wherein said first threshold value is maintained at a corresponding initial soft-start value of said first current value, and said second threshold value rises in a slope-shape;
c) wherein during a second time interval of said soft-start process, said led driving current is configured to rise in a slope-shape, and said led driving voltage is configured to be maintained at an end state of said first time interval, wherein said first threshold value continues to rise in a slope-shape, and reaches a first final value at an end of said second time interval, and wherein said second threshold value is maintained at a second final value; and
d) when said first threshold value is greater than said soft-start reference value, said led driver is configured to operate in a normal operating state, and said led driving current is substantially consistent with said desired output current.
2. The led driver of
a) an error amplifier configured to generate an error signal by comparing an led current feedback signal against a first reference signal; and
b) a pulse-width modulation (PWM) control circuit configured to receive said error signal and said inductor current, and to output a PWM signal to control a duty cycle of a switch in a main circuit to drive an led load.
3. The led driver of
a) a first current source, and first, second, and third P-type MOS transistors, wherein said error amplifier is configured to convert an error between a lower value of gates of said first and second P-type MOS transistors against a gate of said third P-type MOS transistor to provide an output current;
b) wherein sources of said first, second, and third P-type MOS transistors are connected together to receive output current from said first current source, and drains of said first and second P-type MOS transistors are connected together;
c) a first mirror circuit configured to convert an output current at drains of said first and second P-type MOS transistors to a first mirror current; and
d) a second mirror circuit configured to convert a drain current of said third P-type MOS transistor to a second mirror current, wherein an output of said error amplifier is a difference between said second mirror current and said first mirror current.
4. The led driver of
a) said led load is connected in series with a resistor to ground, wherein an output of a common node of said led load and said resistor is configured as said led current feedback signal;
b) said first reference signal is received by a gate of said first P-type MOS transistor, and said first reference signal is configured as said soft-start reference value;
c) said first threshold value is received by a gate of said second P-type MOS transistor; and
d) said led current feedback signal is received by a gate of said third P-type MOS transistor.
5. The led driver of
a) a fourth MOS transistor coupled in series between said led load and a first resistor to ground, wherein a common node of said led load and said fourth MOS transistor is configured as said led current feedback signal;
b) wherein a second reference signal is received by a gate of said first P-type MOS transistor, and said second reference signal is configured as said soft-start reference value, wherein said first threshold value is received by a gate of said second P-type MOS transistor, and wherein a voltage drop on said first resistor is received by a gate of said third P-type MOS transistor; and
c) wherein an output of said error amplifier is configured to regulate said fourth MOS transistor.
6. The led driver of
7. The led driver of
8. The led driver of
a) a ramp signal generating circuit configured to generate a ramp signal to control a rising operation of said first and second threshold values;
b) a clamp circuit, wherein during a first time interval, said first threshold value is clamped at said initial soft-start value, during a second time interval, said second threshold value is clamped at said second final value, and at an end of said second time interval, said first threshold value is clamped to said first final value; and
c) a timing control circuit configured to control operating timing of said ramp signal generating circuit and said clamp circuit.
|
|||||||||||||||||||||||||||||
This application claims the benefit of Chinese Patent Application No. 201210186820.5, filed on Jun. 6, 2012, which is incorporated herein by reference in its entirety.
The present invention generally relates to an LED driver, and more particularly to an LED driver with a soft-start function.
Traditional light-emitting diode (LED) drivers typically utilized a current control mode with relatively fast dynamic response and good regulation. However, LED driver circuits using this mode of operation may also need to use a soft-start circuit during an initial start up stage to control output voltage and inductor current to change relatively slowly. In this way, a relatively smooth start of the circuit can occur such that output voltage overshoot and surge current through the devices can be substantially prevented or minimized.
In one embodiment, a light-emitting diode (LED) driver, can include: (i) a soft-start control circuit, where when a first threshold value is less than a soft-start reference value, the LED driver is configured to operate in a soft-start process, where the soft-start reference value represents a desired output current of the LED driver, and where an inductor current of the LED driver is no greater than a second threshold value; (ii) where during a first time interval of the soft-start process, an LED driving current is configured to be maintained at a first current value, and an LED driving voltage rises in a slope-shape, where the first threshold value is maintained at a corresponding initial soft-start value of the first current value, and the second threshold value rises in a slope-shape; (iii) where during a second time interval of the soft-start process, the LED driving current is configured to rise in a slope-shape, and the LED driving voltage is configured to be maintained at an end state of the first time interval, where the first threshold value continues to rise in a slope-shape, and reaches a first final value at an end of the second time interval, and where the second threshold value is maintained at a second final value; and (iv) when the first threshold value is greater than the soft-start reference value, the LED driver is configured to operate in a normal operating state, and the LED driving current is substantially consistent with the desired output current.
Embodiments of the present invention can advantageously provide several advantages over conventional approaches. For example, particular embodiments can provide an LED driver that can determine whether the LED driver is operating in a soft-start process by comparing a first threshold value and a soft-start reference value. During the soft-start procedure, an inductor current of the LED driver and the LED driving current can be soft-started to prevent overshoot. Other advantages of the present invention may become readily apparent from the detailed description of preferred embodiments below.
Reference may now be made in detail to particular embodiments of the invention, examples of which are illustrated in the accompanying drawings. While the invention may be described in conjunction with the preferred embodiments, it may be understood that they are not intended to limit the invention to these embodiments. On the contrary, the invention is intended to cover alternatives, modifications and equivalents that may be included within the spirit and scope of the invention as defined by the appended claims. Furthermore, in the following detailed description of the present invention, numerous specific details are set fourth in order to provide a thorough understanding of the present invention. However, it may be readily apparent to one skilled in the art that the present invention may be practiced without these specific details. In other instances, well-known methods, procedures, processes, components, structures, and circuits have not been described in detail so as not to unnecessarily obscure aspects of the present invention.
In this way, the inductor current can flow into the output. For example, the inductor current can decrease rapidly and begin to rise again from a relatively smaller value in the next cycle, so as to avoid inductor current overshoot. Also, after energy on the inductor is released via the output terminal, the output voltage may accelerate increasing to reduce a difference between the feedback voltage and the reference voltage. This can reduce the duty cycle of power switch S1, may slow the rise of the inductor current, and can't accelerate the rise of the output voltage. When the start-up procedure is over, the soft-start circuit can select a standard reference voltage as a reference voltage of voltage feedback circuit 104.
This particular example circuit can prevent the inductor current and output voltage from overshooting, but may still have some drawbacks. For example, during the soft-start procedure, since the power switch may be turned off or on for at least one cycle, there may be changes in the inductor current, and the circuit may be restarted. Also, while the end of the soft-start process may be controlled through an external start-up signal, the start-up ending may not be easy to control overall.
In one embodiment, a light-emitting diode (LED) driver, can include: (i) a soft-start control circuit, where when a first threshold value is less than a soft-start reference value, the LED driver is configured to operate in a soft-start process, where the soft-start reference value represents a desired output current of the LED driver, and where an inductor current of the LED driver is no greater than a second threshold value; (ii) where during a first time interval of the soft-start process, an LED driving current is configured to be maintained at a first current value, and an LED driving voltage rises in a slope-shape, where the first threshold value is maintained at a corresponding initial soft-start value of the first current value, and the second threshold value rises in a slope-shape; (iii) where during a second time interval of the soft-start process, the LED driving current is configured to rise in a slope-shape, and the LED driving voltage is configured to be maintained at an end state of the first time interval, where the first threshold value continues to rise in a slope-shape, and reaches a first final value at an end of the second time interval, and where the second threshold value is maintained at a second final value; and (iv) when the first threshold value is greater than the soft-start reference value, the LED driver is configured to operate in a normal operating state, and the LED driving current is substantially consistent with the desired output current.
Referring now to
In order to prevent overshoot of inductor current iL and the LED driving current, this particular example LED driver can include thresholds SST1 and SST2 (e.g., generated via threshold circuit 208), and a soft-start reference value. The soft-start reference value can characterize a desired output current of the LED driver. In this example, reference signal ref1 may be configured as the soft-start reference value. For example, inductor current iL can be no greater than threshold value SST2. Of course, more than two thresholds can also be generated by threshold circuit 208 in some cases.
During a second time interval (e.g., from time t1 to time t2) of the soft-start process, the LED driving current can continue to rise in a slope-shape, and the LED driving voltage can be maintained at an end state of the first time interval. Threshold value SST1 can also continue to rise in a slope-shape, and may reach its final value at the end of the second time interval. Threshold value SST2 can be maintained at its final value for the duration of the second time interval. When threshold value SST1 is greater than the soft-start reference value, the LED driver circuit can be in a “normal” operating state, and the LED driving current can be substantially consistent with the desired output current reference.
As can be seen from
In particular embodiments, during the process of soft-start, a phased soft-start can occur for the inductor current and the LED drive current. Thus, circuit output voltage, inductor current, and LED driving current overshoot can effectively be suppressed, and a continuous smooth start for the LED driver can be achieved.
Referring now to
Current mirrors 502 and 504 can each include two N-type MOS transistors, and current mirror 506 can include two P-type MOS transistors. When reference signal ref1 is larger than threshold value SST1, the output current of current source IS1 may flow through transistor MP2 rather than transistor MP1. From this, error amplifier 402 can convert the error between LED feedback signal FB and the lower value of reference signal ref1 and threshold value SST1 to the output current. When LED current feedback signal FB is larger than the lower value of reference signal ref1 and threshold value SST1, current i3 flowing through transistor MP3 can be less than output current i1 flowing through the connecting nude of drains of transistors MP1 and MP2.
Current i1 can be mirrored through current mirror 502 to generate mirror current i′1. Current i3 can be mirrored through current mirror 504 to generate current i′3, to further generate mirror current i″3 through the mirroring effect of current mirror 506. The output of error amplifier 402 can be the difference between mirror currents i″3 and i′1. When mirror current i″3 is less than mirror current i′1, capacitor C can be discharged. When mirror current i″3 is greater than mirror current i′1, capacitor C connected to the output of error amplifier 402 can be charged.
Referring back to
In this particular example, the soft-start function of the LED driving current can be integrated into error amplifier 402. By utilizing error amplifier 402 to effectively clamp LED current feedback signal FB, the LED driving current can rise slowly but may not to produce overshoot. Also, by utilizing diode D1 to carry out a soft-start operation for error signal VC, the inductor current can also be assured to rise slowly and may not to produce overshoot.
After transiting to the first final value at the end of the first time interval as shown in
Referring now to
For example, one implementation of amplifier 604 can be as shown in
As shown above in
In the example of
The anode of diode D2 can connect to the initial soft-start value Vclmp, and the cathode of diode D2 can connect to an output terminal of threshold value SST1. The ramp signal generating circuit can include ramp signal RMP1 output at a common node of series-connected current source IS2 and capacitor C1, and can configured as threshold value SST1. Ramp signal RMP2 output at a common node of series-connected current source IS3 and capacitor C2 can be configured as threshold value SST2.
The timing control circuit can include comparator 702, comparator 704, and switch S3. Switch S3 can connect between the cathode of diode D2 and ground. The inverting input terminal of comparator 704 can receive threshold value SST1 and the non-inverting input terminal of comparator 704 can receive reference voltage REF3. The output OUT2 of comparator 704 can control a switching operation of switch S1. The inverting input terminal of comparator 702 can receive threshold value SST2 and the non-inverting input terminal can receive reference voltage REF4. The output OUT1 can control switching operation of switches S2 and S3.
Diode D2 may stop clamping threshold value SST1, and current source IS2 can start charging capacitor C1. Threshold value SST1 can follow the increasing ramp signal RMP1 gradually, while threshold value SST2 can be clamped to the second final value (e.g., the chip supply voltage VDD) when switch S2 turns on. At the end time of the second time interval (e.g., time t2), first threshold value SST1 can increase to reference voltage REF3, and comparator 704 can output a low signal to turn on switch S1. Then, threshold value SST1 can be clamped to the first final value (e.g., the chip supply voltage VDD).
Though the threshold circuit in
Correspondingly, the timing control circuit can include comparator 902, flip-flops 904 and 910, AND-gate 908, delay circuit 906, one-shot (OS) circuit 912, and switches S4 and S5. Switch S4 can connect between an output of threshold value SST1 and a common node of current source IS4 and capacitor C3 via a diode. Switch S5 can connect between a terminal of ramp signal RMP3 and ground. The non-inverting input of comparator 902 can receive ramp signal RMP3, and the inverting input of comparator 902 can receive reference voltage reference REF5. The output of comparator 902 can connect to flip-flop 904. When the output of comparator 902 is active, flip-flop 904 can keep switch S2 on, while switch S5 can also be turned on. The output of comparator 902 can be used as a clock signal CLK of flip-flop 904. The D terminal of flip-flop 904 can connect to the chip supply voltage VDD, and the inverted output terminal of flip-flop 904 can connect to a control terminal of switch S2.
The Q terminal of flip-flop 904 can output an “activated” signal. The activated signal can be input to AND-gate 908 and to control switch S4 after being processed by delay circuit 906. For example, the delay time of delay circuit 906 can be no less than a pulse width of output signal OUT3 of comparator 902. AND-gate 908 can also receive output signal OUT3 from comparator 902, and the output of AND-gate 908 can connect to flip-flop 910. When the output signal of AND-gate 908 is active, flip-flop 910 can control the switch S1 to be on. The output signal of AND-gate 908 can be clock signal CLK of flip-flop 910, the D terminal of flip-flop 910 can connect to the chip supply voltage VDD, and the inverted output terminal of flip-flop 910 can connect to the control terminal of switch S1.
Also, the inverted output terminal of flip-flop 904 can output a low level as clock signal CLK becomes high, thereby controlling switch S2 to turn on, and threshold value SST2 can be clamped to the second final value (e.g., chip supply voltage VDD). The Q terminal of flip-flop 904 can output a high level as the activated signal after a delay time determined by delay circuit 906, to control switch S4 to turn on, and threshold value SST1 can follow slope signal RMP3 to gradually increase. For example, the delay time of delay circuit 906 can be no less than a pulse width of the output signal of comparator 902, in order to ensure that when output OUT3 of comparator 902 is a low level, the signal provided to AND-gate 908 is a high level, and also to ensure that switch S1 remains off, until the end of the second time interval (e.g., time t2). Then, output OUT3 of comparator 902 can turn to a high level again, the output of AND-gate 908 may also be a high level, thereby controlling the inverted output terminal of 910 flip-flop to output a low level signal to control switch S1 to turn on. Then, threshold value SST1 can be clamped to the first final value (e.g., the chip supply voltage VDD).
The foregoing descriptions of specific embodiments of the present invention have been presented through images and text for purpose of illustration and description of the start-up circuit and method. They are not intended to be exhaustive or to limit the invention to the precise forms disclosed, and obviously many modifications and variations are possible in light of the above teaching, such as the variable number of the current mirror and the alternatives of the type of the power switch for different applications.
The embodiments were chosen and described in order to best explain the principles of the invention and its practical applications, to thereby enable others skilled in the art to best utilize the invention and various embodiments with modifications as are suited to the particular use contemplated. It is intended that the scope of the invention be defined by the claims appended hereto and their equivalents.
| Patent | Priority | Assignee | Title |
| Patent | Priority | Assignee | Title |
| 7145295, | Jul 24 2005 | GLOBAL MIXED-MODE TECHNOLOGY INC | Dimming control circuit for light-emitting diodes |
| 7816898, | Dec 22 2006 | Hong Fu Jin Precision Industry (ShenZhen) Co., Ltd.; Hon Hai Precision Industry Co., Ltd. | Switching regulator |
| 8878460, | Jan 17 2013 | UPI Semiconductor Corporation | DC-DC converter protection circuit and protection method thereof |
| 20090167276, | |||
| 20110001434, | |||
| 20130307435, | |||
| CN102035169, |
| Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
| May 10 2013 | Silergy Semiconductor Technology (Hangzhou) LTD | (assignment on the face of the patent) | / | |||
| May 10 2013 | CHEN, JUN | SILERGY SEMICONDUCTOR TECHNOLOGY HANGZHOU LTD | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 030398 | /0373 | |
| May 10 2013 | FAN, HONGFENG | SILERGY SEMICONDUCTOR TECHNOLOGY HANGZHOU LTD | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 030398 | /0373 |
| Date | Maintenance Fee Events |
| Dec 06 2017 | BIG: Entity status set to Undiscounted (note the period is included in the code). |
| Jan 31 2019 | M1551: Payment of Maintenance Fee, 4th Year, Large Entity. |
| Mar 08 2023 | M1552: Payment of Maintenance Fee, 8th Year, Large Entity. |
| Date | Maintenance Schedule |
| Sep 08 2018 | 4 years fee payment window open |
| Mar 08 2019 | 6 months grace period start (w surcharge) |
| Sep 08 2019 | patent expiry (for year 4) |
| Sep 08 2021 | 2 years to revive unintentionally abandoned end. (for year 4) |
| Sep 08 2022 | 8 years fee payment window open |
| Mar 08 2023 | 6 months grace period start (w surcharge) |
| Sep 08 2023 | patent expiry (for year 8) |
| Sep 08 2025 | 2 years to revive unintentionally abandoned end. (for year 8) |
| Sep 08 2026 | 12 years fee payment window open |
| Mar 08 2027 | 6 months grace period start (w surcharge) |
| Sep 08 2027 | patent expiry (for year 12) |
| Sep 08 2029 | 2 years to revive unintentionally abandoned end. (for year 12) |