A method includes forming a mandrel layer over a target layer, and etching the mandrel layer to form mandrels. The mandrels have top widths greater than respective bottom widths, and the mandrels define a first opening in the mandrel layer. The first opening has an I-shape and includes two parallel portions and a connecting portion interconnecting the two parallel portions. Spacers are formed on sidewalls of the first opening. The spacers fill the connecting portion, wherein a center portion of each of the two parallel portions is unfilled by the spacers. portions of the first opening that are unfilled by the spacers are extended into the target layer.
|
1. A method comprising:
forming a mandrel layer over a target layer;
etching the mandrel layer to form mandrels, wherein the mandrels have top widths greater than respective bottom widths, and wherein the mandrels define a first opening in the mandrel layer, wherein the first opening has an I-shape and comprises:
two parallel portions; and
a connecting portion interconnecting the two parallel portions;
forming spacers on sidewalls of the first opening, wherein the spacers fill the connecting portion, and wherein a center portion of each of the two parallel portions is unfilled by the spacers; and
extending portions of the first opening unfilled by the spacers into the target layer.
15. A method comprising:
forming a mandrel layer over a low-k dielectric layer;
performing a first etching step on the mandrel layer to form a first opening in the mandrel layer;
performing a second etching step on the mandrel layer to form a second opening and a third opening parallel to each other, wherein remaining portions of mandrel layer comprise mandrels having top widths and bottom widths smaller than the respective top widths, and wherein opposite ends of the first opening are connected to the second opening and the third opening to form an I-shaped opening;
forming a blanket spacer layer over the mandrel layer, wherein the blanket spacer layer extends into the I-shaped opening;
removing portions of the blanket spacer layer over the mandrel layer, with remaining portions of the blanket spacer layer forming spacers, wherein the spacers comprise a connecting portion filling an entirety of a portion of the first opening not overlapping the second opening and the third opening, and wherein center portions of the second opening and the third opening are unfilled by the spacers; and
etching the portions of the mandrels to form a fourth opening and a fifth opening in the mandrel layer, wherein the fourth opening and the fifth opening are on opposite sides of the connecting portion of the spacers, and are between the second opening and the third opening.
8. A method comprising:
forming a mandrel layer over a target layer;
performing a first etching step on the mandrel layer to form a first opening in the mandrel layer;
performing a second etching step on the mandrel layer to form a second opening and a third opening parallel to each other, wherein opposite ends of the first opening are connected to the second opening and the third opening to form an I-shaped opening;
forming a blanket spacer layer over the mandrel layer, wherein the blanket spacer layer extends into the I-shaped opening;
removing portions of the blanket spacer layer over the mandrel layer, with remaining portions of the blanket spacer layer forming spacers, wherein the spacers comprise a connecting portion filling the first opening, and wherein center portions of the second opening and the third opening are unfilled by the spacers;
etching the mandrel layer to remove portions of the mandrel layer to form a fourth opening and a fifth opening in the mandrel layer, wherein the fourth opening and the fifth opening are between the second opening and the third opening;
using the mandrel layer and the spacers as an etching mask to etch the target layer to form trenches in the target layer; and
filling the trenches with a material, wherein the material comprises portions over and contacting remaining portions of the mandrel layer and the spacers.
2. The method of
etching the mandrels layer to remove one of the mandrels to form a second opening, wherein the second opening has a top width and a bottom width smaller than the bottom width.
3. The method of
4. The method of
forming a spacer layer over the mandrels and on sidewalls of the mandrels, with the connecting portion of the first opening fully filled by the spacer layer; and
performing an anisotropic etching to remove horizontal portions of the spacer layer.
5. The method of
6. The method of
7. The method of
9. The method of
10. The method of
11. The method of
12. The method of
13. The method of
14. The method of
16. The method of
using the mandrels and the spacers as an etching mask to etch the low-k dielectric layer to form trenches in the low-k dielectric layer; and
filling the trenches with a material, wherein the material comprises portions over and contacting remaining portions of the mandrels and the spacers.
17. The method of
etching the low-k dielectric layer using the spacers and remaining portions of the mandrels as an etching mask to etch the low-k dielectric layer.
18. The method of
19. The method of
20. The method of
|
Double patterning is a technology developed for lithography to enhance the feature density. Typically, for forming features of integrated circuits on wafers, the lithography technology is used, which involves applying a photo resist, and defining features on the photo resist. The features in the patterned photo resist are first defined in a lithography mask, and are implemented either by the transparent portions or by the opaque portions in the lithography mask. The features in the patterned photo resist are then transferred to the manufactured features.
With the increasing down-scaling of integrated circuits, the optical proximity effect posts an increasingly greater problem. When two separate features are too close to each other, the optical proximity effect may cause the features to short to each other. To solve such a problem, double patterning technology is introduced. In the double patterning technology, the closely located features are separated to two photolithography masks of a same double-patterning mask set, with both masks used to expose the same photo resist, or used to pattern the same hard mask. In each of the masks, the distances between features are increased over the distances between features in the otherwise a single mask, and hence the optical proximity effect is reduced, or substantially eliminated in the double patterning masks.
The double patterning, however, also suffers from drawbacks. For example, when two features have their lengthwise directions aligned to a same straight line, and the line ends of the features face each other, it is difficult to control the uniformity of the line end space due to the proximity effect and overlay variation. The line widths of the features are also difficult to control, especially when there are other features close to these two features.
For a more complete understanding of the embodiments, and the advantages thereof, reference is now made to the following descriptions taken in conjunction with the accompanying drawings, in which:
The making and using of the embodiments of the disclosure are discussed in detail below. It should be appreciated, however, that the embodiments provide many applicable concepts that can be embodied in a wide variety of specific contexts. The specific embodiments discussed are illustrative, and do not limit the scope of the disclosure.
Features with fine line spacing and the methods of forming the same are provided in accordance with various exemplary embodiments. The intermediate stages of forming the features are illustrated in accordance with some exemplary embodiments. The variations of the embodiments are discussed. Throughout the various views and illustrative embodiments, like reference numbers are used to designate like elements.
Dielectric layer 124 is formed over substrate 120. In some embodiments, dielectric layer 124 is an Inter-Metal Dielectric (IMD) or an Inter-Layer Dielectric (ILD), which may be formed of a dielectric material having a dielectric constant (k value) lower than 3.8, lower than about 3.0, or lower than about 2.5, for example. In some embodiments, conductive features 126, which may be metallic features such as copper lines or tungsten contact plugs, are formed in dielectric layer 124. Etch stop layer 26 is formed over dielectric layer 124. Etch stop layer 26 may comprise a dielectric material such as silicon carbide, silicon nitride, or the like.
In some embodiments, as shown in
Dielectric layer 28 is further formed over oxide layer 27. Dielectric layer 28 may be an IMD layer, which is formed of a dielectric material having a dielectric constant (k value) lower than 3.8, lower than about 3.0, or lower than about 2.5, for example. Dielectric layer 28 may comprise carbon, and may have pores therein. In alternative embodiments, dielectric layer 28 is a non-low-k dielectric layer having a k value higher than 3.8.
In alternative embodiments, layer 28 is a semiconductor substrate. In these embodiments, there may not be additional layers underlying layer 28. Hence, the illustrated layers 120, 124, 26, and 27 as shown in
Over low-k dielectric layer 28 resides dielectric hard mask 30, which may be formed of silicon oxide (such as TEOS oxide), Nitrogen-Free Anti-Reflective Coating (NFARC, which is an oxide), silicon carbide, silicon oxynitride, or the like. The formation methods include Plasma Enhance Chemical Vapor Deposition (PECVD), High-Density Plasma (HDP) deposition, or the like.
Mandrel layer 36 is formed over dielectric hard mask 30. In some embodiments, mandrel layer 36 is in contact with dielectric hard mask 30, with no additional layer formed between mandrel layer 36 and dielectric hard mask 30. In some embodiments, mandrel layer 36 is formed of amorphous silicon or another material that has a high etching selectivity with the underlying dielectric hard mask 30.
Referring to
Next, as shown in
In accordance with the embodiments of the present disclosure, in the etching of mandrel layer 36, process conditions for etching mandrel layer 36 are adjusted, so that remaining mandrels 56 have upper widths W1 greater than the respective bottom widths W2. In some embodiments, mandrels 56 have inversed trapezoid shapes, with edges 56′ substantially straight in the side view. Edges 56′ may also be curved in alternative embodiments. Tilt angles α of edges 56′ is smaller than 90 degrees. In some embodiments, tilt angle α is between about 60 degrees and about 80 degrees, or may be between about 60 degrees and about 85 degrees.
In some exemplary embodiments, the etching of mandrel layer 36 is performed in a process chamber (not shown), which includes process gases such as CF4, HBr, Cl2, O2, or combinations thereof. The flow rate of the process gases may be in the range between about 3 sccm and about 500 sccm. The pressure of the process gases may be in the range tween about 5 mtorr and about 50 mtorr. The etching may be performed with a high-frequency power applied for isotropic etching and a low-frequency power applied for anisotropic etching at the same time. For example, the high-frequency power may have the frequency of 13.6 MHz, and the low-frequency power may have the frequency of 2 MHz. The bias voltage is lower than about 200 volts. During the etching, the temperature of wafer 100 may be between about 15° C. and about 50° C. The process conditions are adjusted so that while the etching includes an anisotropic component, an isotropic effect is generated and increased to generate the desirable profile for mandrel 56. For example, increasing the pressure of the process gases, increasing the amount of the etching gases (such as O2, HBr, and Cl2) in the process gases, increasing the high-frequency power, and/or lowering the low-frequency power have the effect of increasing the isotropic effect of the etching, and hence generating the desirable profile for mandrels 56. The optimal process conditions are related to various factors, and may be found through experiments.
Referring to
As also shown in
An anisotropic etching is then performed to remove the horizontal portions of spacer layer 55, while the vertical portions of spacer layer 55 remain, and are referred to as spacers 58 hereinafter. The result structure is shown in
When spacer layer 55 (
In
Next, as shown in
Referring to
As shown in
A Chemical Mechanical Polish (CMP) is then performed to remove excess portions of the barrier layer and the filling metal, forming metal lines 88 and vias 90 as shown in
In alternative embodiments, target layer 28 is a semiconductor material. Accordingly, the process step shown in
The embodiments of the present disclosure have some advantageous features. By forming mandrels having top widths greater than the respective bottom widths, it is easy to fill a conductive material such as copper into trench openings and via openings. The likelihood of causing incomplete gap filling is thus reduced. With no metal hard mask formed under mandrels, the damage to the low-k dielectric layer caused by the metal hard mask patterning is avoided.
In accordance with some embodiments, a method includes forming a mandrel layer over a target layer, and etching the mandrel layer to form mandrels. The mandrels have top widths greater than respective bottom widths, and the mandrels define a first opening in the mandrel layer. The first opening has an I-shape and includes two parallel portions and a connecting portion interconnecting the two parallel portions. Spacers are formed on sidewalls of the first opening. The spacers fill the connecting portion, wherein a center portion of each of the two parallel portions is unfilled by the spacers. Portions of the first opening that are unfilled by the spacers are extended into the target layer.
In accordance with other embodiments, a method includes forming a mandrel layer over a target layer, performing a first etching step on the mandrel layer to form a first opening in the mandrel layer, and performing a second etching step on the mandrel layer to form a second opening and a third opening parallel to each other, wherein opposite ends of the first opening are connected to the second opening and the third opening to form an I-shaped opening. The method further includes forming a blanket spacer layer over the mandrel layer, wherein the blanket spacer layer extends into the I-shaped opening, and removing portions of the blanket spacer layer over the mandrel layer, with remaining portions of the blanket spacer layer forming spacers. The spacers include a connecting portion filling the first opening, wherein center portions of the second opening and the third opening are unfilled by the spacers. The mandrel layer is etched to remove portions of the mandrel layer to form a fourth opening and a fifth opening in the mandrel layer, wherein the fourth opening and the fifth opening are between the second opening and the third opening. The method further includes using the mandrel layer and the spacers as an etching mask to etch the target layer to form trenches in the target layer. The trenches are filled with a material, wherein the material includes portions over and contacting remaining portions of the mandrel layer and the spacers.
In accordance with yet other embodiments, a method includes forming a mandrel layer over a low-k dielectric layer, performing a first etching step on the mandrel layer to form a first opening in the mandrel layer, and performing a second etching step on the mandrel layer to form a second opening and a third opening parallel to each other, wherein remaining portions of mandrel layer comprise mandrels having top widths and bottom widths smaller than the respective top widths. Opposite ends of the first opening are connected to the second opening and the third opening to form an I-shaped opening. The method further includes forming a blanket spacer layer over the mandrel layer, wherein the blanket spacer layer extends into the I-shaped opening, removing portions of the blanket spacer layer over the mandrel layer, with remaining portions of the blanket spacer layer forming spacers. The spacers include a connecting portion filling an entirety of a portion of the first opening not overlapping the second opening and the third opening, wherein center portions of the second opening and the third opening are unfilled by the spacers. The portions of the mandrels are etched to form a fourth opening and a fifth opening in the mandrel layer, wherein the fourth opening and the fifth opening are on opposite sides of the connecting portion of the spacers, and are between the second opening and the third opening.
Although the embodiments and their advantages have been described in detail, it should be understood that various changes, substitutions and alterations can be made herein without departing from the spirit and scope of the embodiments as defined by the appended claims. Moreover, the scope of the present application is not intended to be limited to the particular embodiments of the process, machine, manufacture, and composition of matter, means, methods and steps described in the specification. As one of ordinary skill in the art will readily appreciate from the disclosure, processes, machines, manufacture, compositions of matter, means, methods, or steps, presently existing or later to be developed, that perform substantially the same function or achieve substantially the same result as the corresponding embodiments described herein may be utilized according to the disclosure. Accordingly, the appended claims are intended to include within their scope such processes, machines, manufacture, compositions of matter, means, methods, or steps. In addition, each claim constitutes a separate embodiment, and the combination of various claims and embodiments are within the scope of the disclosure.
Lee, Chung-Ju, Wu, Yung-Hsu, Huang, Tsung-Min
Patent | Priority | Assignee | Title |
10529617, | Sep 29 2017 | Taiwan Semiconductor Manufacturing Company, Ltd. | Metal routing with flexible space formed using self-aligned spacer patterning |
10734275, | Sep 29 2017 | Taiwan Semiconductor Manufacturing Company, Ltd. | Metal routing with flexible space formed using self-aligned spacer patterning |
10957580, | Sep 29 2017 | Taiwan Semiconductor Manufacturing Company, Ltd. | Metal routing with flexible space formed using self-aligned spacer patterning |
Patent | Priority | Assignee | Title |
20140024219, | |||
20140264717, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Dec 02 2013 | HUANG, TSUNG-MIN | Taiwan Semiconductor Manufacturing Company, Ltd | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 031722 | /0673 | |
Dec 02 2013 | LEE, CHUNG-JU | Taiwan Semiconductor Manufacturing Company, Ltd | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 031722 | /0673 | |
Dec 02 2013 | WU, YUNG-HSU | Taiwan Semiconductor Manufacturing Company, Ltd | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 031722 | /0673 | |
Dec 05 2013 | Taiwan Semiconductor Manufacturing Company, Ltd. | (assignment on the face of the patent) | / |
Date | Maintenance Fee Events |
Feb 28 2019 | M1551: Payment of Maintenance Fee, 4th Year, Large Entity. |
May 08 2023 | REM: Maintenance Fee Reminder Mailed. |
Oct 23 2023 | EXP: Patent Expired for Failure to Pay Maintenance Fees. |
Date | Maintenance Schedule |
Sep 15 2018 | 4 years fee payment window open |
Mar 15 2019 | 6 months grace period start (w surcharge) |
Sep 15 2019 | patent expiry (for year 4) |
Sep 15 2021 | 2 years to revive unintentionally abandoned end. (for year 4) |
Sep 15 2022 | 8 years fee payment window open |
Mar 15 2023 | 6 months grace period start (w surcharge) |
Sep 15 2023 | patent expiry (for year 8) |
Sep 15 2025 | 2 years to revive unintentionally abandoned end. (for year 8) |
Sep 15 2026 | 12 years fee payment window open |
Mar 15 2027 | 6 months grace period start (w surcharge) |
Sep 15 2027 | patent expiry (for year 12) |
Sep 15 2029 | 2 years to revive unintentionally abandoned end. (for year 12) |