A semiconductor device has a base substrate with first and second etch-resistant conductive layers formed over opposing surfaces of the base substrate. first cavities are etched in the base substrate through an opening in the first conductive layer. The first cavities have a width greater than a width of the opening in the first conductive layer. Second cavities are etched in the base substrate between portions of the first or second conductive layer. A semiconductor die is mounted over the base substrate with bumps disposed over the first conductive layer. The bumps are reflowed to electrically connect to the first conductive layer and cause bump material to flow into the first cavities. An encapsulant is deposited over the die and base substrate. A portion of the base substrate is removed down to the second cavities to form electrically isolated base leads between the first and second conductive layers.
|
25. A semiconductor device, comprising:
a substrate;
a conductive layer formed over a protrusion of the substrate; and
a bump material extending into a cavity of the protrusion of the substrate through an opening in the conductive layer.
14. A semiconductor device, comprising:
a substrate;
a first conductive layer formed over a first surface of the substrate;
a cavity formed in the substrate through an opening in the first conductive layer; and
a bump material extending into the cavity through the opening in the first conductive layer.
21. A semiconductor device, comprising:
a substrate;
a conductive layer formed over a protrusion of the substrate;
a cavity formed in the protrusion of the substrate through an opening in the conductive layer, wherein a width of the cavity is greater than a width of the opening in the conductive layer; and
a bump material disposed over the conductive layer and extending into the cavity.
7. A semiconductor device, comprising:
a substrate;
a first conductive layer formed over a first surface of the substrate;
a cavity formed in the substrate through an opening in the first conductive layer;
a semiconductor die disposed over the substrate; and
a bump material disposed between the opening in the first conductive layer and semiconductor die with the bump material extending into the cavity through the opening in the first conductive layer and filling the cavity.
1. A semiconductor device, comprising:
a substrate;
a first conductive layer formed over a plurality of protrusions of the substrate;
a plurality of cavities formed in the protrusions of the substrate through openings in the first conductive layer, wherein a width of the cavities is greater than a width of the openings in the first conductive layer;
a semiconductor die disposed over the substrate; and
a bump material bonding the semiconductor die to the first conductive layer by extending the bump material into the cavities through the openings in the first conductive layer.
2. The semiconductor device of
3. The semiconductor device of
4. The semiconductor device of
5. The semiconductor device of
6. The semiconductor device of
8. The semiconductor device of
9. The semiconductor device of
10. The semiconductor device of
11. The semiconductor device of
12. The semiconductor device of
13. The semiconductor device of
15. The semiconductor device of
16. The semiconductor device of
17. The semiconductor device of
18. The semiconductor device of
19. The semiconductor device of
20. The semiconductor device of
22. The semiconductor device of
23. The semiconductor device of
24. The semiconductor device of
26. The semiconductor device of
27. The semiconductor device of
28. The semiconductor device of
29. The semiconductor device of
|
The present application is a division of U.S. patent application Ser. No. 12/878,661, now U.S. Pat. No. 8,304,277, filed Sep. 9, 2010, which application is incorporated herein by reference.
The present invention relates in general to semiconductor devices and, more particularly, to a semiconductor device and method of forming a wafer-level base substrate or leadframe with cavities formed through an etch-resistant conductive layer for bump locking.
Semiconductor devices are commonly found in modern electronic products. Semiconductor devices vary in the number and density of electrical components. Discrete semiconductor devices generally contain one type of electrical component, e.g., light emitting diode (LED), small signal transistor, resistor, capacitor, inductor, and power metal oxide semiconductor field effect transistor (MOSFET). Integrated semiconductor devices typically contain hundreds to millions of electrical components. Examples of integrated semiconductor devices include microcontrollers, microprocessors, charged-coupled devices (CCDs), solar cells, and digital micro-mirror devices (DMDs).
Semiconductor devices perform a wide range of functions such as signal processing, high-speed calculations, transmitting and receiving electromagnetic signals, controlling electronic devices, transforming sunlight to electricity, and creating visual projections for television displays. Semiconductor devices are found in the fields of entertainment, communications, power conversion, networks, computers, and consumer products. Semiconductor devices are also found in military applications, aviation, automotive, industrial controllers, and office equipment.
Semiconductor devices exploit the electrical properties of semiconductor materials. The atomic structure of semiconductor material allows its electrical conductivity to be manipulated by the application of an electric field or base current or through the process of doping. Doping introduces impurities into the semiconductor material to manipulate and control the conductivity of the semiconductor device.
A semiconductor device contains active and passive electrical structures. Active structures, including bipolar and field effect transistors, control the flow of electrical current. By varying levels of doping and application of an electric field or base current, the transistor either promotes or restricts the flow of electrical current. Passive structures, including resistors, capacitors, and inductors, create a relationship between voltage and current necessary to perform a variety of electrical functions. The passive and active structures are electrically connected to form circuits, which enable the semiconductor device to perform high-speed calculations and other useful functions.
Semiconductor devices are generally manufactured using two complex manufacturing processes, i.e., front-end manufacturing, and back-end manufacturing, each involving potentially hundreds of steps. Front-end manufacturing involves the formation of a plurality of die on the surface of a semiconductor wafer. Each die is typically identical and contains circuits formed by electrically connecting active and passive components. Back-end manufacturing involves singulating individual die from the finished wafer and packaging the die to provide structural support and environmental isolation.
One goal of semiconductor manufacturing is to produce smaller semiconductor devices. Smaller devices typically consume less power, have higher performance, and can be produced more efficiently. In addition, smaller semiconductor devices have a smaller footprint, which is desirable for smaller end products. A smaller die size may be achieved by improvements in the front-end process resulting in die with smaller, higher density active and passive components. Back-end processes may result in semiconductor device packages with a smaller footprint by improvements in electrical interconnection and packaging materials.
Semiconductor devices are often stacked or mounted to a substrate for efficient integration. The electrical interconnection between semiconductor device and substrate, e.g., bump interconnect, is known to detach or delaminate under thermal or mechanical stress. The prior art has used several different techniques to make the electrical interconnect more robust. For example, the bumps can be reflowed or pressed into vias or holes of a lead to form a mechanical bond. However, the bond strength is limited to the shear strength between the surfaces of the mechanical bond.
A need exists to provide an electrical interconnect bond which is robust to thermal and mechanical stress. Accordingly, in one embodiment, the present invention is a semiconductor device comprising a substrate and first conductive layer formed over a first surface of the substrate. A plurality of cavities is formed in the substrate through openings in the first conductive layer. A width of the cavities is greater than a width of the openings in the first conductive layer. A semiconductor die is disposed over to the substrate. A bump material bonds the semiconductor die to the first conductive layer by extending the bump material into the cavities.
In another embodiment, the present invention is a semiconductor device comprising a substrate and first conductive layer formed over a first surface of the substrate. A cavity is formed in the substrate through an opening in the first conductive layer. A semiconductor die is disposed over to the substrate. A bump material is disposed over the first conductive layer and extending into the cavity.
In another embodiment, the present invention is a semiconductor device comprising a substrate and first conductive layer formed over a first surface of the substrate. A cavity is formed in the substrate through an opening in the first conductive layer. A bump material is disposed over the first conductive layer and extending into the cavity.
In another embodiment, the present invention is a semiconductor device comprising a substrate and first conductive layer formed over a first surface of the substrate. A cavity is formed in the substrate through an opening in the first conductive layer. A width of the cavity is greater than a width of the opening in the first conductive layer.
The present invention is described in one or more embodiments in the following description with reference to the figures, in which like numerals represent the same or similar elements. While the invention is described in terms of the best mode for achieving the invention's objectives, it will be appreciated by those skilled in the art that it is intended to cover alternatives, modifications, and equivalents as may be included within the spirit and scope of the invention as defined by the appended claims and their equivalents as supported by the following disclosure and drawings.
Semiconductor devices are generally manufactured using two complex manufacturing processes: front-end manufacturing and back-end manufacturing. Front-end manufacturing involves the formation of a plurality of die on the surface of a semiconductor wafer. Each die on the wafer contains active and passive electrical components, which are electrically connected to form functional electrical circuits. Active electrical components, such as transistors and diodes, have the ability to control the flow of electrical current. Passive electrical components, such as capacitors, inductors, resistors, and transformers, create a relationship between voltage and current necessary to perform electrical circuit functions.
Passive and active components are formed over the surface of the semiconductor wafer by a series of process steps including doping, deposition, photolithography, etching, and planarization. Doping introduces impurities into the semiconductor material by techniques such as ion implantation or thermal diffusion. The doping process modifies the electrical conductivity of semiconductor material in active devices, transforming the semiconductor material into an insulator, conductor, or dynamically changing the semiconductor material conductivity in response to an electric field or base current. Transistors contain regions of varying types and degrees of doping arranged as necessary to enable the transistor to promote or restrict the flow of electrical current upon the application of the electric field or base current.
Active and passive components are formed by layers of materials with different electrical properties. The layers can be formed by a variety of deposition techniques determined in part by the type of material being deposited. For example, thin film deposition may involve chemical vapor deposition (CVD), physical vapor deposition (PVD), electrolytic plating, and electroless plating processes. Each layer is generally patterned to form portions of active components, passive components, or electrical connections between components.
The layers can be patterned using photolithography, which involves the deposition of light sensitive material, e.g., photoresist, over the layer to be patterned. A pattern is transferred from a photomask to the photoresist using light. The portion of the photoresist pattern subjected to light is removed using a solvent, exposing portions of the underlying layer to be patterned. The remainder of the photoresist is removed, leaving behind a patterned layer. Alternatively, some types of materials are patterned by directly depositing the material into the areas or voids formed by a previous deposition/etch process using techniques such as electroless and electrolytic plating.
Depositing a thin film of material over an existing pattern can exaggerate the underlying pattern and create a non-uniformly flat surface. A uniformly flat surface is required to produce smaller and more densely packed active and passive components. Planarization can be used to remove material from the surface of the wafer and produce a uniformly flat surface. Planarization involves polishing the surface of the wafer with a polishing pad. An abrasive material and corrosive chemical are added to the surface of the wafer during polishing. The combined mechanical action of the abrasive and corrosive action of the chemical removes any irregular topography, resulting in a uniformly flat surface.
Back-end manufacturing refers to cutting or singulating the finished wafer into the individual die and then packaging the die for structural support and environmental isolation. To singulate the die, the wafer is scored and broken along non-functional regions of the wafer called saw streets or scribes. The wafer is singulated using a laser cutting tool or saw blade. After singulation, the individual die are mounted over a package substrate that includes pins or contact pads for interconnection with other system components. Contact pads formed over the semiconductor die are then connected to contact pads within the package. The electrical connections can be made with solder bumps, stud bumps, conductive paste, or wirebonds. An encapsulant or other molding material is deposited over the package to provide physical support and electrical isolation. The finished package is then inserted into an electrical system and the functionality of the semiconductor device is made available to the other system components.
Electronic device 50 may be a stand-alone system that uses the semiconductor packages to perform one or more electrical functions. Alternatively, electronic device 50 may be a subcomponent of a larger system. For example, electronic device 50 may be part of a cellular phone, personal digital assistant (PDA), digital video camera (DVC), or other electronic communication device. Alternatively, electronic device 50 can be a graphics card, network interface card, or other signal processing card that can be inserted into a computer. The semiconductor package can include microprocessors, memories, application specific integrated circuits (ASIC), logic circuits, analog circuits, RF circuits, discrete devices, or other semiconductor die or electrical components. The miniaturization and the weight reduction are essential for these products to be accepted by the market. The distance between semiconductor devices must be decreased to achieve higher density.
In
In some embodiments, a semiconductor device has two packaging levels. First level packaging is a technique for mechanically and electrically attaching the semiconductor die to an intermediate carrier. Second level packaging involves mechanically and electrically attaching the intermediate carrier to the PCB. In other embodiments, a semiconductor device may only have the first level packaging where the die is mechanically and electrically mounted directly to the PCB.
For the purpose of illustration, several types of first level packaging, including wire bond package 56 and flip chip 58, are shown on PCB 52. Additionally, several types of second level packaging, including ball grid array (BGA) 60, bump chip carrier (BCC) 62, dual in-line package (DIP) 64, land grid array (LGA) 66, multi-chip module (MCM) 68, quad flat non-leaded package (QFN) 70, and quad flat package 72, are shown mounted on PCB 52. Depending upon the system requirements, any combination of semiconductor packages, configured with any combination of first and second level packaging styles, as well as other electronic components, can be connected to PCB 52. In some embodiments, electronic device 50 includes a single attached semiconductor package, while other embodiments call for multiple interconnected packages. By combining one or more semiconductor packages over a single substrate, manufacturers can incorporate pre-made components into electronic devices and systems. Because the semiconductor packages include sophisticated functionality, electronic devices can be manufactured using cheaper components and a streamlined manufacturing process. The resulting devices are less likely to fail and less expensive to manufacture resulting in a lower cost for consumers.
In
BGA 60 is electrically and mechanically connected to PCB 52 with a BGA style second level packaging using bumps 112. Semiconductor die 58 is electrically connected to conductive signal traces 54 in PCB 52 through bumps 110, signal lines 114, and bumps 112. A molding compound or encapsulant 116 is deposited over semiconductor die 58 and carrier 106 to provide physical support and electrical isolation for the device. The flip chip semiconductor device provides a short electrical conduction path from the active devices on semiconductor die 58 to conduction tracks on PCB 52 in order to reduce signal propagation distance, lower capacitance, and improve overall circuit performance. In another embodiment, the semiconductor die 58 can be mechanically and electrically connected directly to PCB 52 using flip chip style first level packaging without intermediate carrier 106.
An electrically conductive layer 132 is formed over active surface 130 using PVD, CVD, electrolytic plating, electroless plating process, or other suitable metal deposition process. Conductive layer 132 can be one or more layers of Al, Cu, Sn, Ni, Au, Ag, or other suitable electrically conductive material. Conductive layer 132 operates as contact pads electrically connected to the circuits on active surface 130. Bumps 134 are formed on contact pads 132. In one embodiment, semiconductor die 124 is a flipchip type semiconductor die.
In
In
An etch-resistant conductive layer 150 is also formed over surface 144 of base substrate 140 using patterning and an electrolytic plating or electroless plating process. Conductive layers 146 and 150 can be one or more layers of Al, Cu, Sn, Ni, Au, Ag, or other suitable electrically conductive material. In one embodiment, conductive layers 146 and 150 are Ag or Au on a preplated leadframe (Ag/PPF plating). Conductive layers 146 and 150 operate as contact pads for later mounted semiconductor die or interconnect structures, such as bumps.
In
In
In
In
In
In
In
In
In
An etch-resistant conductive layer 196 is formed over surface 192 of base substrate 190 using patterning and an electrolytic plating or electroless plating process. The location of conductive layer 196 over base substrate 190 corresponds to bump sites of subsequently mounted semiconductor die. An etch-resistant conductive layer 198 is formed over surface 194 of base substrate 190 using patterning and an electrolytic plating or electroless plating process. Conductive layers 196 and 198 can be one or more layers of Al, Cu, Sn, Ni, Au, Ag, or other suitable electrically conductive material. In one embodiment, conductive layer 196 and 198 are Ag or Au on a preplated leadframe. Conductive layers 196 and 198 operate as contact pads for later mounted semiconductor die or interconnect structures, such as bumps.
An opening 200 is formed in a central area of each portion of conductive layer 198. The opening 200 can be formed by selective patterning or by removing a portion of conductive layer 198.
In
In
In
Base substrate 190 is etched partially through surface 194 to form cavities 206 through openings 200. The Ag/PPF plating nature of conductive layer 198 is resistant to the etching process. The etchant reacts more aggressively in removing material within base substrate 190 than with conductive layer 198. Consequently, cavities 206 have a wider interior area A than the diameter or width D of opening 200, similar to
In
In
While one or more embodiments of the present invention have been illustrated in detail, the skilled artisan will appreciate that modifications and adaptations to those embodiments may be made without departing from the scope of the present invention as set forth in the following claims.
Patent | Priority | Assignee | Title |
11658099, | Apr 28 2014 | AMKOR TECHNOLOGY SINGAPORE HOLDING PTE. LTD. | Flip chip curved sidewall self-alignment features for substrate and method for manufacturing the self-alignment features |
Patent | Priority | Assignee | Title |
6358778, | Sep 17 1998 | RENESAS ELECTROINCS CORPORATION; Renesas Electronics Corporation | Semiconductor package comprising lead frame with punched parts for terminals |
6433426, | Feb 21 1997 | NEC Electronics Corporation | Semiconductor device having a semiconductor with bump electrodes |
6503779, | May 26 2000 | NEC Electronics Corporation | Method of manufacturing flip chip type semiconductor device |
6562660, | Mar 08 2000 | Sanyo Electric Co., Ltd. | Method of manufacturing the circuit device and circuit device |
6689640, | Oct 26 2000 | National Semiconductor Corporation | Chip scale pin array |
689640, | |||
6984877, | Nov 12 2003 | Samsung Electronics Co., Ltd. | Bumped chip carrier package using lead frame and method for manufacturing the same |
7368806, | Dec 14 2004 | Advanced Semiconductor Engineering, Inc. | Flip chip package with anti-floating structure |
7443015, | May 05 2005 | STATS CHIPPAC PTE LTE | Integrated circuit package system with downset lead |
7993979, | Dec 26 2007 | STATS CHIPPAC PTE LTE ; STATS CHIPPAC PTE LTD | Leadless package system having external contacts |
8120152, | Mar 14 2008 | Advanced Semiconductor Engineering, Inc | Advanced quad flat no lead chip package having marking and corner lead features and manufacturing methods thereof |
8124447, | Apr 10 2009 | Advanced Semiconductor Engineering, Inc. | Manufacturing method of advanced quad flat non-leaded package |
8304277, | Sep 09 2010 | STATS CHIPPAC PTE LTE ; STATS CHIPPAC PTE LTD | Semiconductor device and method of forming base substrate with cavities formed through etch-resistant conductive layer for bump locking |
20020195720, | |||
20040084757, | |||
20040089879, | |||
20050156291, | |||
20060125113, | |||
20070170559, | |||
20070210425, | |||
20100044843, | |||
20100224971, | |||
20100258920, | |||
20120139104, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Sep 18 2012 | STATS ChipPAC, Ltd. | (assignment on the face of the patent) | / | |||
Aug 06 2015 | STATS CHIPPAC, INC | CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT | SECURITY INTEREST SEE DOCUMENT FOR DETAILS | 036288 | /0748 | |
Mar 29 2016 | STATS ChipPAC Ltd | STATS CHIPPAC PTE LTE | CHANGE OF NAME SEE DOCUMENT FOR DETAILS | 038378 | /0418 | |
Mar 29 2016 | STATS ChipPAC Ltd | STATS CHIPPAC PTE LTD | CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNEE S NAME ON COVERSHEET FROM STATS CHIPPAC PTE LTE TO STATS CHIPPAC PTE LTD PREVIOUSLY RECORDED ON REEL 038378 FRAME 0418 ASSIGNOR S HEREBY CONFIRMS THE CHANGE OF NAME | 064908 | /0920 | |
May 03 2019 | CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT | STATS CHIPPAC, INC | RELEASE BY SECURED PARTY SEE DOCUMENT FOR DETAILS | 053511 | /0298 | |
May 03 2019 | CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT | STATS CHIPPAC PTE LTD FORMERLY KNOWN AS STATS CHIPPAC LTD | RELEASE BY SECURED PARTY SEE DOCUMENT FOR DETAILS | 053511 | /0298 |
Date | Maintenance Fee Events |
Mar 22 2019 | M1551: Payment of Maintenance Fee, 4th Year, Large Entity. |
Mar 22 2023 | M1552: Payment of Maintenance Fee, 8th Year, Large Entity. |
Date | Maintenance Schedule |
Sep 22 2018 | 4 years fee payment window open |
Mar 22 2019 | 6 months grace period start (w surcharge) |
Sep 22 2019 | patent expiry (for year 4) |
Sep 22 2021 | 2 years to revive unintentionally abandoned end. (for year 4) |
Sep 22 2022 | 8 years fee payment window open |
Mar 22 2023 | 6 months grace period start (w surcharge) |
Sep 22 2023 | patent expiry (for year 8) |
Sep 22 2025 | 2 years to revive unintentionally abandoned end. (for year 8) |
Sep 22 2026 | 12 years fee payment window open |
Mar 22 2027 | 6 months grace period start (w surcharge) |
Sep 22 2027 | patent expiry (for year 12) |
Sep 22 2029 | 2 years to revive unintentionally abandoned end. (for year 12) |