An electronic device including a first region belonging to a semiconductor device having a first surface; a second region having a second surface; and an adhesion layer, set between the first and second regions, including first fibrils each having respective first and second ends. The first fibrils extend between the first and second surfaces and are fixed in a chemico-physical way to the first and second surfaces at the respective first and second ends.
|
1. An electronic device comprising:
an integrated circuit (IC) having opposing first and second surfaces;
a semiconductor device having an active region and mechanical contact regions laterally spaced therefrom and positioned at a periphery of said semiconductor device;
a plurality of electrically conductive contacts on the active region;
a plurality of first non-electrically conductive fibrils extending between the second surface of said IC and the mechanical contact regions and being fixed to the second surface of said IC and the mechanical contact regions, said plurality of first non-electrically conductive fibrils including adjacent rows extending in alternating fashion to opposite sides with respect to an axis transverse to the first and second surfaces; and
a plurality of second electrically conductive fibrils, extending between the second surface of said IC and the plurality of electrically conductive contacts and being fixed to the second surface of said IC and the plurality of electrically conductive contacts.
7. An electronic device comprising:
an integrated circuit (IC) having opposing first and second surfaces;
a semiconductor device having an active region and mechanical contact regions laterally spaced therefrom;
a plurality of electrically conductive contacts on the active region;
a plurality of first non-electrically conductive fibrils extending between the second surface of said IC and the mechanical contact regions and being fixed to the second surface of said IC and the mechanical contact regions, said plurality of first non-electrically conductive fibrils extending at an angle between 0° and 30° with respect to an axis transverse to the first and second surfaces, and including adjacent rows extending in alternating fashion to opposite sides with respect to the axis transverse to the first and second surfaces; and
a plurality of second electrically conductive fibrils, extending between the second surface of said IC and the plurality of electrically conductive contacts, and being fixed to the second surface of said IC and the plurality of electrically conductive contacts, the plurality of second fibrils extending in a direction transverse to the first and second surfaces.
2. The electronic device according to
3. The electronic device according to
4. The electronic device according to
5. The electronic device according to
6. The electronic device according to
8. The electronic device according to
9. The electronic device according to
10. The electronic device according to
11. The electronic device according to
|
This application claims the priority benefit of Italian patent application number TO2010A000555, filed on Jun. 29, 2010, entitled ELECTRONIC DEVICE COMPRISING A NANOTUBE-BASED INTERFACE CONNECTION LAYER, AND MANUFACTURING METHOD THEREOF, which is hereby incorporated by reference to the maximum extent to allowable by law.
1. Field of the Invention
The present invention relates to an electronic device comprising an interface connection layer including a plurality of fibrils, and to a corresponding manufacturing method, and more particularly comprising an electrical and/or thermal interface connection layer including carbon nanotubes.
2. Discussion of the Related Art
Conventionally, methods for manufacturing semiconductor devices imply the production of a plurality of ideally identical semiconductor devices on a single wafer made of silicon or, in general, semiconductor material. Each semiconductor device is then separated from the other semiconductor devices by a cutting operation, which leads to the production of a plurality of dice, each die comprising one or more semiconductor devices. This operation is also known as “wafer dicing”. Generally, each die is used in electrical and/or mechanical connection with a printed-circuit board (PCB) or with a substrate of a package. Said operation of connection is known as “die attach” or “level-one interconnect” (L1).
In the case where both a mechanical and an electrical connection is required, die attach is usually obtained by hot welding, for example using an alloy of metals such as Pb, Sn, Ag or by means of gluing, for example using a conductive resin. Other known solutions envisage the use of wire bonding or of flip-chip technology. In the case of wire bonding, each die is provided with one or more metal pads arranged on its own surface. The metal pads are electrically connected to respective metal pads of the printed-circuit board or of the substrate by means of conductive-wire connectors. Said wire connectors are usually made of gold, aluminum, or copper and have a diameter of some micrometers.
In the case of flip-chip technology, each die is provided with metal pads arranged on the surface of the die itself. Solder bumps are arranged on the metal pads of the die and are set in direct contact with the respective metal pads of the PCB or of the substrate with which it is desired to make the connection. Solder bumps are then melted, for example by means of an ultrasound process, so as to provide a mechanical and electrical connection between the PCB or the substrate and the die.
Said solutions, however, are not optimal, in so far as they require manufacturing steps that can introduce contaminating elements and can be very costly.
At least one embodiment provides an electronic device comprising an interface connection layer including a plurality of fibrils, and a respective manufacturing method that overcome at least some of the disadvantages of the known art.
At least one embodiment provides an electronic device comprising an interface connection layer including a plurality of fibrils, and a corresponding manufacturing method.
At least one embodiment provides an electronic device comprising a first region of a semiconductor device, having a first surface, a second region having a second surface, and an adhesion layer, arranged between the first and second regions, comprising first fibrils, each having respective first and second ends, said first fibrils extending between the first and second surfaces and being fixed in a chemico-physical way to the first and second surfaces at the respective first and second ends.
At least one embodiment provides a method for manufacturing an electronic device, comprising the steps of forming a first region of a semiconductor device, having a first surface, forming a second region having a second surface, forming first fibrils, each having respective first and second ends, extending between the first and second surfaces, thus forming an adhesion layer between the first and second regions, and fixing in a chemico-physical way said first fibrils to the first and second surfaces at the respective first and second ends, obtaining an adhesion between the first and second regions.
For a better understanding of the present invention at least one embodiment is now described, purely by way of non-limiting example, with reference to the attached drawings, wherein:
As an alternative to the use of a package provided with protective shell 6, packages 4 are known in which the internal region 4a is filled by means of a resin, for example an epoxy resin, which itself forms a protective shell for the semiconductor die 1 and for the connection wires 14, and is designed to hold the conductive connections 10 in position.
The semiconductor die 1 is coupled to the conductive paddle 8 via an adhesive layer 19, formed by a plurality of fibrils, designated by the reference number 20, each fibril being provided with one end 20′ coupled to the second face 1b of the semiconductor die 1, and one end 20″ coupled to the first face 8a of the conductive paddle 8. Hence, each fibril 20 extends between the second face 1b of the semiconductor die 1 and the first face 8a of the conductive paddle 8.
The term “fibril” is understood in this context to be a thin fiber, for example in the form of a hollow or filled nanotube, with a diameter comprised between 1 nm and a few micrometers (for example, 5 μm), and a high aspect ratio (i.e., the ratio between the length and the diameter of the fibril), for example with a value of aspect ratio of between 1/1000, 5/1000. Preferably, said fibrils have a diameter of between 1 and 5 nm.
The fibrils interact with the face 1b or 8a towards which they extend by means of a plurality of interatomic forces or chemico-physical bonds, as is known in the literature. For example, the interactions can be due to covalent bonds, Van der Waals forces, electrostatic forces, or any combination thereof.
Hence, the fibrils 20 do not penetrate within the first face 1b and/or the second face 8a to which they are coupled, nor do they penetrate within possible further layers, not shown, that may be present on the first face 1b and/or the second face 8a, but just couple to the surface of the first face 1b and/or second face 8a or to the surface of said layers that may be present.
The aforementioned forces act between each fibril 20 and the respective face 1b and/or 8a with which the fibril 20 is set in contact, and between adjacent fibrils 20. In the case of a plurality of fibrils 20 formed separately both on the second face 1b of the semiconductor die 1 and on the first face 8a of the conductive paddle 8, the effect of mechanical coupling between the semiconductor die 1 and the conductive paddle 8 is consequently favored by the setting-up of forces acting between adjacent fibrils 20, which combine to form a comb-fingered structure.
The fibrils 20 may be of various types; for example, in the case where there is not required a coupling of an electrical or thermal type, but only a mechanical coupling, the fibrils 20 can be produced using soft-lithography techniques, employing a mold including a plurality of micromachined holes, in which a polymer, such as for example polydimethylsiloxane (PDMS), is poured and solidified. The softness and the reduced surface energy of PDMS enables a simple extraction of the cast from the mold by “peeling-off”. The mold may be made of silicon or photoresist (for example, SU-8) by means of known lithography and etching techniques, or by means of the LIGA (Lithographic Galvanoformung Abformung) process, or obtained by punching a soft surface using the operative tip of an atomic-force microscope (AFM), or by means of laser ablation of a metal surface, or some other technique. In this way it is possible to obtain arrays of fibrils 20 having a precise spatial arrangement and highly controlled shapes and dimensions. It is possible to produce fibrils 20 having diameters ranging from a few nanometeres up to some micrometers, and lengths chosen as required. The mechanical stability of these fibrils 20 is limited by the material used. PDMS is relatively soft, and this limits the aspect ratio of the structures that can be obtained; however, this limitation can be overcome by using harder materials, such as, for example, polyurethane (PU) or polyurethane acrylate (PUA). As an alternative, it is possible to obtain fibrils 20 made of polymethyl methacrylate (PMMA) using, for example, a mold made of PDMS or PUA. PMMA enables structures to be obtained with a high aspect ratio (high value of the ratio between height and width of the structure obtained), and in particular fibrils 20 having a diameter starting from 80 nm and a much greater length, for example equal to 600 nm.
Alternatively, the fibrils 20 may be carbon nanotubes. In this case, the coupling provided by the nanotubes is both of a mechanical type (due to the chemico-physical interatomic forces that are set up between the surfaces of the nanotubes and the faces 1b and 8a) and of a thermal and electrical type (owing to the known properties of thermal and electrical conduction of carbon nanotubes). The carbon nanotubes are grown in a known way on the second face 1b of the semiconductor die 1 and/or on the first face 8a of the conductive paddle 8, for example by means of a process of temperature fragmentation of a deposited nickel layer.
Other methods of production or growth of carbon nanotubes are known in the literature, which is very extensive and rapidly expanding in this sector.
The adhesive layer 19 may comprise single-wall nanotubes (SWNTs) or multi-wall nanotubes (MWNTs), or both.
With reference to the example shown in
The adhesive layer 19 can indifferently comprise single-wall nanotubes or double-wall nanotubes, provided that they have a behavior of a metallic type and are good thermal conductors.
In
The fibrils 20 are, for example, carbon nanotubes grown on one or both of the coupling surfaces 40a, 42a. To guarantee the electrical coupling, the fibrils 20 are selectively formed on the coupling surface 40a or 42a of the chip 40 or 42 in points corresponding to, or generically in electrical contact with, respective electrical-contact areas 46 (for example, pads or conduction terminals of electronic devices such as transistors) present on said coupling surfaces 40a, 42a. Said fibrils 20 have hence both a function of mechanical coupling between the two chips 40 and 42 and of electrical coupling.
As shown in
Within the active area 52 are, instead, arranged a plurality of fibrils 20 which extend from the coupling surface 40a of the chip 40 starting from, or in electrical contact with, electrical-contact areas 46 (as has been said, pads or conduction terminals of electronic devices provided on the chip 40). These fibrils 20, for example carbon nanotubes, adapted to conduct electric current, have principally a function of electrical connection between the chip 40 and the chip 42 and, secondarily, improve the mechanical connection between the chips 40 and 42 provided by the fibrils 20 formed in the peripheral area 50. Also in this case, the mechanical connection is provided by the interactions at an interatomic level between the end 20′ of each fibril 20 with the area of contact of the coupling surface 42a of the chip 42 with which said fibrils 20 are in contact.
It is evident that, in the case where the electrical connections formed within the active area 52 are in an amount sufficient to guarantee a good mechanical tightness between the chips 40 and 42, the fibrils 20 grown in the peripheral area 50 are not necessary, and fibrils 20 are present only in the active area 52.
Instead, if no electrical connection of the active area 52 is required, the fibrils 20 grown in the active area 52 are not necessary, and fibrils 20 are present only in the peripheral area 50.
A method of synthesis of carbon nanotubes compatible with integrated-circuit technology envisages the use of the CVD (chemical vapor deposition) technique. The growth of carbon nanotubes using the CVD technique presents the advantage of not introducing contaminating elements, enabling the growth of nanotubes of high purity and good crystallinity, and enabling a high level of control of the length of the nanotubes during the process of growth. Numerous strategies, of a known type, may be adopted for controlling the morphology (number of layers, diameter, geometrical shape, length, heterostructure, etc.), density, alignment, and orientation of growth of carbon nanotubes by means of the CVD technique.
With reference to
The substrate 100 can be at an advanced machining stage, for example at the end of photolithographic and etching processes for the production of electronic devices. To enable growth of carbon nanotubes on said substrate 100 (
Then (
To define a particular geometry of growth of the carbon nanotubes in regions corresponding to the electrical-contact areas 46 and mechanical-contact areas 48, for example to define rows 30 of the type shown in
Next (
Using an appropriate reactor, a plurality of carbon nanotubes 20 is grown. The growth can occur via CVD (chemical vapor deposition) or with electric arc, and the time of growth is chosen in such a way as to obtain a desired length of the carbon nanotubes 20, for example comprised between 1 μm and 5 μm, preferably equal to 2 μm.
By appropriately punching the layer underlying the catalyst 102, depressions are formed having, for example, a V-shape in a cross-sectional view. In such a situation, as is known in the literature, the starting surface on which the carbon nanotube grows is inclined according to the wall of the depression. It is thus possible to define a preferential direction of growth of the carbon nanotubes 20.
According to one embodiment, the process of growth is the following: by applying to the catalyst layer 102, made of nickel, a high temperature, for example between 600° C. and 800° C., the catalyst layer 102 liquefies without sublimating and forms nickel droplets, the radius of curvature of which depends upon the thickness, here comprised between 2 and 10 nm, and upon the force of gravity. The nickel droplets function as catalyst for the reaction of formation of the carbon nanotubes 20. In the absence of defects of the substrate 100, the carbon nanotubes 20 can grow (
Tubular structures are thus formed, each of which is mushroom-shaped, the head of which is the nickel droplet. Once the growth of the carbon nanotubes 20 is completed, the nickel can be removed by washing or in other appropriate ways (not shown).
According to an embodiment, as shown in
The mechanical coupling thus obtained is minimally affected by the stresses of expansion due to a variation in temperature during the use of said dice or chips or packages.
Furthermore, it is possible to grow carbon nanotubes with different spatial orientation according to the function for which they are intended. For example, the carbon nanotubes grown for purposes of electrical coupling are preferably grown in a direction substantially orthogonal to the respective substrates, while the carbon nanotubes grown on one and the same substrate but for purposes of mechanical coupling are preferably grown at a certain angle with respect to the axis normal to the substrate (as described previously).
At the end of the growth of the carbon nanotubes on both of the substrates 100 and 110
(
From an examination of the characteristics of the invention provided according to the present disclosure the advantages that it affords are evident.
In the first place, with reference to
In addition, the die-attach process is a cold process that does not cause thermal stresses on the die or on the components provided thereon.
Furthermore, the use of carbon nanotubes, known for their excellent properties of electrical and thermal conduction, as well as for their properties of mechanical strength, guarantees an optimization of the coupling, both electrical and mechanical, between dice or chips of a different type, or between a die and a package.
Finally, it is clear that modifications and variations may be made to the embodiments described and illustrated herein, without thereby departing from the sphere of protection thereof, as defined in the annexed claims.
For instance, it is possible to grow the carbon nanotubes or to form generic fibrils, according to any of the techniques known in the literature.
Furthermore, in addition or as an alternative to carbon nanotubes, it is possible to use fibrils 20 of another type, for example made of polymeric material for guaranteeing a mechanical connection between chips or dice or between a die and the conductive paddle of a package, and use, instead, carbon-nanotube fibrils 20 to form the electrical connections between said chips or dice or between a die and the conductive paddle of the package.
Having thus described at least one illustrative embodiment of the invention, various alterations, modifications, and improvements will readily occur to those skilled in the art. Such alterations, modifications, and improvements are intended to be part of this disclosure, and are intended to be within the spirit and the scope of the present invention. Accordingly, the foregoing description is by way of example only and is not intended to be limiting. The present invention is limited only as defined in the following claims and the equivalents thereto.
Patti, Davide Giuseppe, Mascali, Alessandro
Patent | Priority | Assignee | Title |
10460935, | Dec 30 2014 | Samsung Electronics Co., Ltd. | Electronic device having two-dimensional (2D) material layer and method of manufacturing the electronic device by inkjet printing |
9922825, | Dec 30 2014 | Samsung Electronics Co., Ltd. | Electronics device having two-dimensional (2D) material layer and method of manufacturing the electronic device by inkjet printing |
Patent | Priority | Assignee | Title |
6831359, | Oct 18 2002 | Semikron Elektronik GmbH | Power semiconductor module |
6856016, | Jul 02 2002 | Intel Corporation | Method and apparatus using nanotubes for cooling and grounding die |
7428138, | Oct 06 2005 | Intel Corporation | Forming carbon nanotube capacitors |
7719039, | Sep 28 2007 | SHENZHEN XINGUODU TECHNOLOGY CO , LTD | Phase change memory structures including pillars |
8194407, | Nov 14 2008 | Fujitsu Limited | Heat radiation material, electronic device and method of manufacturing electronic device |
8598569, | Apr 30 2008 | GLOBALFOUNDRIES U S INC | Pentacene-carbon nanotube composite, method of forming the composite, and semiconductor device including the composite |
20030035276, | |||
20040005736, | |||
20050145367, | |||
20070230133, | |||
20070267735, | |||
20080169563, | |||
20080191944, | |||
20090011232, | |||
20100018747, | |||
20130076371, | |||
DE10125905, | |||
DE102005016930, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Jun 13 2011 | PATTI, DAVID GIUSEPPE | STMICROELECRONICS, S R L | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 026518 | /0788 | |
Jun 20 2011 | MASCALI, ALESSANDRO | STMICROELECRONICS, S R L | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 026518 | /0788 | |
Jun 28 2011 | STMicroelectronics S.r.l. | (assignment on the face of the patent) | / |
Date | Maintenance Fee Events |
Feb 22 2019 | M1551: Payment of Maintenance Fee, 4th Year, Large Entity. |
May 22 2023 | REM: Maintenance Fee Reminder Mailed. |
Nov 06 2023 | EXP: Patent Expired for Failure to Pay Maintenance Fees. |
Date | Maintenance Schedule |
Sep 29 2018 | 4 years fee payment window open |
Mar 29 2019 | 6 months grace period start (w surcharge) |
Sep 29 2019 | patent expiry (for year 4) |
Sep 29 2021 | 2 years to revive unintentionally abandoned end. (for year 4) |
Sep 29 2022 | 8 years fee payment window open |
Mar 29 2023 | 6 months grace period start (w surcharge) |
Sep 29 2023 | patent expiry (for year 8) |
Sep 29 2025 | 2 years to revive unintentionally abandoned end. (for year 8) |
Sep 29 2026 | 12 years fee payment window open |
Mar 29 2027 | 6 months grace period start (w surcharge) |
Sep 29 2027 | patent expiry (for year 12) |
Sep 29 2029 | 2 years to revive unintentionally abandoned end. (for year 12) |