A transceiver 1 includes a frequency synthesizer 2 configured to generate an output signal 3 for use as a carrier signal for transmission and/or a signal with a channel frequency for reception, wherein the frequency synthesizer is a sub-sampling based frequency locked loop frequency synthesizer. The combination of a FLL and sub-sampling allows to obtain a sub-sample based locked loop with a closed loop response similar to a PLL but with improved settling time and improved suppression of high frequency components of the quantization noise due to the sampling process. The transceiver allows to obtain a frequency synthesizer with improved characteristics with respect to at least one of power consumption, locking characteristic, design optimization characteristics compared to non-sub-sampling PLL based frequency synthesizers.
|
11. frequency synthesizer having a frequency locked loop synthesizer wherein the frequency locked loop frequency synthesizer comprises:
a frequency detector unit configured to receive a reference frequency signal fref and a variable frequency signal and to generate a frequency difference output signal, the difference output signal being a function of a difference between a frequency value associated with the reference frequency signal fref and a frequency value associated with the variable frequency signal;
a digital-to-analog convertor configured to convert the frequency difference output signal into an analog frequency difference signal;
a loop filter unit configured to receive the analog frequency difference output signal and configured to attenuate any signal component above a predetermined frequency to provide a smoothed control signal;
a voltage controlled oscillator unit configured to receive the smoothed control signal and to produce an output signal which frequency is a function of the smoothed control signal; and
a sampling unit configured to under-sample the output signal with a predetermined sampling frequency fsampling to obtain the variable frequency signal that is applied to the frequency detector unit, wherein the variable frequency signal is a P-bit digital signal, P being a positive integer smaller than 8.
1. A transceiver comprising a frequency synthesizer configured to generate an output signal for use as a carrier signal for transmission and/or a signal with the channel frequency for reception, characterized in that, the frequency synthesizer is a sub-sampling based frequency locked loop frequency synthesizer at which the frequency synthesizer output signal with a frequency fout is directly sampled with sampling frequency fsampling wherein fsampling<<fout,
wherein the frequency locked loop frequency synthesizer comprises:
a frequency detector unit configured to receive a reference frequency signal fref and a variable frequency signal and to generate a frequency difference output signal, the difference output signal being a function of a difference between a frequency value associated with the reference frequency signal fref and a frequency value associated with the variable frequency signal;
a digital-to-analog convertor configured to convert the frequency difference output signal into an analog frequency difference signal;
a loop filter unit configured to receive the analog frequency difference output signal and configured to attenuate any signal component above a predetermined frequency to provide a smoothed control signal;
a voltage controlled oscillator unit configured to receive the smoothed control signal and to produce an output signal which frequency is a function of the smoothed control signal; and
a sampling unit configured to under-sample the output signal with a predetermined sampling frequency fsampling to obtain the variable frequency signal that is applied to the frequency detector unit, wherein the variable frequency signal is a P-bit digital signal, P being a positive integer smaller than 8.
3. The transceiver of
a frequency conversion unit configured to convert the variable frequency signal into a digital signal which value represents the frequency of the variable frequency signal and
a signal combination unit configured to combine the reference frequency signal fref and the digital signal to obtain the frequency difference signal.
4. The transceiver of
5. The transceiver of
a frequency conversion unit configured to convert the variable frequency signal into a digital signal with an average value that represents the frequency of the variable frequency signal;
a signal combination unit configured to combine the reference frequency signal fref and the digital signal to obtain an intermediate frequency difference signal; and
a low frequency gain unit configured to receive the intermediate frequency difference signal and to amplify signal components below of a predetermined frequency to obtain the frequency difference output signal.
6. The transceiver of
an input to receive the intermediate frequency difference signal;
an integrator unit to perform an integrator function on the intermediate difference signal and to provide an integrated signal;
a multiplication unit configured to multiply the integrated signal with a predetermined value to obtain a multiplied signal;
a signal combination unit configured to combine intermediate frequency difference signal and the multiplied signal to obtain the frequency difference output signal.
7. The transceiver of
8. The transceiver of
13. The frequency synthesizer of
a frequency conversion unit configured to convert the variable frequency signal into a digital signal which value represents the frequency of the variable frequency signal and
a signal combination unit configured to combine the reference frequency signal fref and the digital signal to obtain the frequency difference signal.
14. The frequency synthesizer of
15. The frequency synthesizer of
a frequency conversion unit configured to convert the variable frequency signal into a digital signal with an average value that represents the frequency of the variable frequency signal;
a signal combination unit configured to combine the reference frequency signal fref and the digital signal to obtain an intermediate frequency difference signal; and
a low frequency gain unit configured to receive the intermediate frequency difference signal and to amplify signal components below of a predetermined frequency to obtain the frequency difference output signal.
16. The frequency synthesizer of
an input to receive the intermediate frequency difference signal;
an integrator unit to perform an integrator function on the intermediate difference signal and to provide an integrated signal;
a multiplication unit configured to multiply the integrated signal with a predetermined value to obtain a multiplied signal;
a signal combination unit configured to combine intermediate frequency difference signal and the multiplied signal to obtain the frequency difference output signal.
17. The frequency synthesizer of
18. The frequency synthesizer of
19. The frequency synthesizer of
|
The invention relates to a transceiver, more particular to a transceiver with low power consumption, more particular to an IEEE 802.15.4 transceiver. The invention further relates to frequency synthesizer for use in a transceiver, more particular a frequency synthesizer with low power consumption, more particular to a frequency synthesizer for use in a IEEE 802.15.4 transceiver.
Frequency synthesizers utilized in known radio frequency (RF) communication devices, such as a RF transmitter, have included a voltage controlled oscillator and a reference oscillator coupled together in a phase locked loop. A voltage-controlled oscillator or VCO is an electronic oscillator designed to be controlled in oscillation frequency by a voltage supplied to a control input. The frequency of oscillation fVCO depends on the applied DC voltage. The VCO frequency is divided by a 1/N divider to a frequency comparable to a reference frequency fref. A phase detector PD compares the phase of the reference frequency with the phase of the divided VCO frequency out of the 1/N divider. A phase difference will result in a phase error signal on the output of the phase detector. Usually this error signal is either a positive or negative current pulse with a duration equal to the difference in phase, wherein the direction of the current depends on the direction of the error. The translation of the phase error into a current is performed inside the phase detector PD. This translation is done with a charge pump, named so as to indicate that charge is pumped into the loop filter. The loop filter low-pass filters the current representing the phase error so as to obtain an averaged phase error which is fed back to the control input of the VCO. The loop is a negative feedback loop. If the VCO frequency drifts, the error signal will increase/decrease driving the VCO frequency in the opposite direction so as to reduce the error. Thus, the VCO output is locked to the reference frequency at the other input of the phase detector PD.
Practical design aspects concern the amount of time the frequency synthesizer can switch from channel to channel, time to lock when first switched on, and how much noise there is in the VCO output. All of these are a function of the loop filter of the system, which usually is a low-pass filter placed between the output of the phase comparator and the input of the VCO. Usually the output of a phase comparator is in the form of short error pulses, but the input of the VCO must be a smooth noise-free DC voltage. Any noise on this signal naturally causes frequency modulation of the VCO. Heavy filtering will make the VCO slow to respond to changes, causing drift and slow response time, but light filtering will produce noise and other problems with harmonics. Thus, the design of the filter is critical to the performance of the system. U.S. Pat. No. 6,614,869B2 discloses a PLL-based frequency synthesizer. The output of the VCO is sampled with a sampling frequency which is substantially less than the frequency of the VCO signal. However, sampling introduces quantization and phase noise in the loop which is still found at the input of the VCO resulting in a VCO output signal with a frequency which generally is not stable enough for use in transceivers.
U.S. Pat. No. 7,279,988B1 discloses a digital frequency locked loop and phase locked loop frequency synthesizer. In a first state, the frequency and phase locked loop operates in the frequency locked loop (FLL) mode for initial frequency acquisition. Once the frequency and phase locked loop has locked in FLL mode, the frequency and phase locked loop transitions to the phase locked loop (PLL) mode for normal operation. The synthesizer includes a Digitally Controlled Oscillator (DCO) and a 2M counter which operates at the output frequency of the DCO. These components are rather power-consuming.
It is commonly known that sub-sampling enables to reduce the power consumption but it introduces quantization noise. When sub-sampling is used in a PLL, this quantization noise feeds through the phase frequency detector (PFD), is filtered by the loop filter and then presented at the control input of the VCO. The signal generated by the VCO will have a noisy frequency as it includes the quantization noise. In most cases, the loop filter of a PLL has an out-of-band attenuation with a roll-off of 6 dB per octave. In order to fulfill stability criteria, a PLL allows limited filtering, the filtering is part of the loop and the loop filter of a PLL can, in most cases, for higher frequencies, be considered as a first order filter. The quantization noise at the input can be reduced by decreasing the loop-bandwidth. However, this will increase the settling time of the transceiver.
Frequency synthesizers can also be built using a Frequency Locked Loop (FLL). Generally, this is not done, mostly because there are noise disadvantages for example with respect to the in-band phase noise. The characteristics of a PLL for use in a transceiver are regarded to be superior over the characteristics of a FLL. Practical aspects of a frequency synthesizer concern the amount of time during which the system can switch from channel to channel, time to lock when first switched on, and how much noise there is in the output. All of these are influenced by the loop filter of the system, which is a low-pass filter placed between the output of the frequency comparator and the input of the VCO. Usually the output of a frequency comparator is in the form of short error pulses, but the input of the VCO must be a smooth noise-free DC voltage. (Any noise on this signal naturally causes frequency modulation of the VCO.).
A filter with a lower cut-off frequency will make the VCO slower to respond on changes and will give it less control over low frequency phase noise out produced inside the VCO, but a higher cut-off frequency will let pass more noise out of the phase or frequency comparator. Thus, the design of the filter is critical for the performance of the system.
The object of the invention is to provide an improved transceiver, with respect to at least one of power consumption, locking characteristic, loop-bandwidth, design optimization characteristics.
According to the invention, this object is achieved by a transceiver having the features of Claim 1. Advantageous embodiments and further ways of carrying out the invention may be attained by the measure mentioned in the dependent claims.
According to the invention, a transceiver comprises a frequency synthesizer configured to generate an output signal for use as a carrier signal for transmission and/or a signal with a channel frequency for reception, wherein the frequency synthesizer is a sub-sampling based frequency locked loop frequency synthesizer.
The present invention is based on the recognition that a frequency locked loop allows better suppression of out-of-band frequency components generated inside the control loop. The loop filter can be a 2nd order loop filter with an out-of-band attenuation with a roll-off of 12 dB per octave, whereas the loop filter of most PLL's have an out-of-band attenuation with a roll-off of 6 dB per octave. The better attenuation of out-of-band frequencies allows us to sub-sample the output signal of the VCO while a similar loop bandwidth and comparable out-of-band noise is possible compared to a PLL without sub-sampling. By using the combination of sub-sampling and an FLL, the power consumption could be reduced significantly without loosing loop bandwidth and thus without reducing the loop bandwidth and the settling time of the transceiver. With an FLL a closed loop low-pass response could be obtained which differs only slightly in the transition from in-band to out-of-band frequencies but which suppresses much better high frequency components of the quantization noise caused by the sampler.
According to an embodiment of the invention, the frequency locked loop frequency synthesizer comprises:
Using an analog loop filter and voltage controlled oscillator enables to use standard components with known characteristics and which are inexpensive and dissipate less power than a digital loop filter and a DCO. In an embodiment P=1. In this embodiment a binary sampler is used, which enables us to reduce the power consumption further.
In an embodiment of the invention, the reference frequency signal is an adjustable constant M-bit value, wherein the constant M-bit value determines the average frequency of the output signal of the frequency synthesizer, and wherein the frequency detector unit comprises:
In a further embodiment, the frequency detector unit further comprises a low frequency gain unit configured to receive the frequency difference signal generated by the signal combination unit and to amplify any signal components below a predetermined frequency so as to obtain the frequency difference output signal.
In an embodiment of the invention, the low frequency gain unit comprises
The low-frequency gain unit has the advantage that the loop of the FLL will have a step-response corresponding to a PLL. The multiplication factor performed by the multiplication unit determines the cut-off frequency of the filter characteristic of the low frequency gain unit, i.e. the point in the filter response where the amplification by the low-frequency gain unit becomes equal to the unity gain.
In an embodiment of the invention, the frequency conversion unit is configured to generate for each zero-crossing in the variable frequency signal a pulse with a fixed length. This a very efficient circuit to convert a signal with a certain frequency into a signal with a mean value corresponding to said frequency. As the loop filter has an improved attenuation of out-of-band frequencies, at the output of the loop filter the pulsed signal from the frequency conversion unit is averaged over time.
In an embodiment of the invention, the transceiver comprises a control unit configured to generate a control signal to instruct the integrator unit to switch between a first mode and a second mode, in the first mode the integrator unit is configured to integrate the difference signal and in the second mode the integrator unit is configured to freeze the integration.
These features enable the transceiver to have a mode with a short settling time and a mode with characteristic close to that of a PLL.
In an embodiment of the invention, the digital-to-analog convertor is a delta-sigma modulator.
The low-power characteristic of the FFL according to the invention enables designers to use the invention in low-power digital radios, such as IEEE 802.15.4 transceivers or ZigBee devices.
It will be clear that the various aspects mentioned in this patent application may be combined and may each be considered separately for a divisional patent application. Other features and advantages of the invention will become apparent from the following detailed description, taken in conjunction with the accompanying drawings which illustrate, by way of example, various features of preferred embodiments of the invention.
These and other aspects, properties and advantages of the invention will be explained hereinafter based on the following description with reference to the drawings, wherein like reference numerals denote like or comparable parts, and in which:
The loop filter unit 6 is configured to receive the analog frequency difference output signal to provide a smoothed control signal. The loop filter unit 6 comprises electronic components such as resistors, capacitors and is configured to attenuate any signal component above a predetermined frequency. In this way, the loop filter ‘averages’ the analog frequency difference signal by removing high frequency components and feeds the result to the control input of the voltage controlled oscillator (VCO) unit 7. Signal components with a frequency higher than the loop filter cut-off frequency which are provided to the control input of the VCO unit 7 will be treated as frequency noise components at the output of the VCO unit 7. According to the present invention the loop filter unit 6 is preferably a 2nd order loop filter with an out-of-band attenuation with a roll-off of 12 dB per octave.
The voltage controlled oscillator unit 7 configured to receive the smoothed control signal and to produce an output signal which frequency is a function of the smoothed control signal.
The output signal of the VCO unit 7 is supplied to sampling unit 8. The sampling unit 8 is configured to under-sample the output signal with a predetermined sampling frequency fsampling to obtain the variable frequency signal that is applied to the frequency detector unit 4, wherein the variable frequency signal is a P-bit digital signal, P being a positive integer smaller than 8. In the following description P=1. In said case the sampling unit 8 is a binary sampler and the variable frequency signal is a binary signal with a frequency that can be calculated with the following formula: fbs=fVCO−fsample×round(fVCO/fsample), where fbs is frequency of binary signal, fVCO is frequency of output signal and round(x) rounds x to the nearest integer value.
The signal combination unit 11 is arranged to combine the output signal of the frequency conversion unit 10 and parameter fref. Parameter fref is in this implementation a constant value which is associated with the desired frequency at the output of the VCO 7. Each frequency at the output of the VCO 7 has an associated value. The reference frequency signal fref is an adjustable constant M-bit value, wherein the constant M-bit value determines the average frequency of the output signal of the frequency synthesizer Therefore, to enable the frequency synthesizer to tune at for example the desired 16 channel frequencies of IEEE 802.15.4, the controller comprises a memory not shown with 16 values, one value for each channel frequency. In
It is clear to the person skilled in the art that if the frequency conversion unit 10 supplies a signal with negative pulse, the signal combination unit 11 could be an adder in stead of a subtractor to provide the same functionality.
Optionally, the low frequency gain unit 12 comprises a multiplexer unit 14 provided between the input of the low frequency gain unit 12 and the input of the integrator unit 15. The multiplexer unit 14 comprises a first input coupled to the input of the low frequency gain unit 12, a second input coupled to a digital value “0” and an output coupled to the input of the integrator unit 15. The multiplexer unit 12 further comprises a control input for receiving a mode control signal MODE. The mode control signal MODE instructs multiplexer unit 14 to switch between a first mode and a second mode. In the first mode, the multiplexer unit 14 couples the first input to the output of the multiplexer unit 14 and supplies the signal received at the input of the low frequency gain unit 12 to the integrator unit 15. In the second mode, the multiplexer unit 14 supplies a digital value “0” to the integrator unit 15. In the first mode, the integration function of the low frequency gain unit 12 is active in the second mode the integration function is frozen, i.e. the output signal of the integration unit is kept constant. In the first mode the frequency synthesizer has a loop characteristic of a PLL and in the second mode the frequency synthesizer has a loop characteristic of a FLL.
Switching between the first mode en second mode enables us to improve the settling time of the output signal of the frequency synthesizer when switching from a first desired output frequency to a second desired output frequency. Freezing the integration function has the advantage that the settling time of the integration will be improved as the frozen integration value will be a good approximation of the integration value in settled loop condition when changing from second mode to first mode.
In an embodiment of the invention, the control unit 9 is configured to switch the low frequency gain unit 12 to the first mode at a predefined time after the low frequency gain unit have been switched in to the second mode.
The present invention providing a combination of an FLL and sub-sampling allows to obtain a sub-sampling based locked loop with a closed loop response similar to a PLL but having improved settling time and improved suppression of high frequency components of the quantization noise due to the sampling process. The invention allows to obtain a frequency synthesizer with improved characteristics with respect to at least one of power consumption, locking characteristic, design optimization characteristics compared to non-sub-sampling PLL based frequency synthesizers.
The measures described hereinbefore for embodying the invention can obviously be carried out separately or in parallel or in a different combination or if appropriate be supplemented with further measures; it will in this case be desirable for the implementation to depend on the field of application of the transceiver. The invention is not limited to the illustrated embodiments. Changes can be made without departing from the idea of the invention. In the claims, any reference signs placed between parentheses shall not be construed as limiting the claim. Use of the verb “to comprise” and its conjugations does not exclude the presence of elements or steps other than those stated in a claim. The article “a” or “an” preceding an element does not exclude the presence of a plurality of such elements. The invention may be implemented by means of hardware comprising several distinct elements, and by means of a suitably programmed computer. In the device claim enumerating several means, several of these means may be embodied by one and the same item of hardware. The mere fact that certain measures are recited in mutually different dependent claims does not indicate that a combination of these measures cannot be used to advantage.
Patent | Priority | Assignee | Title |
10374618, | Mar 29 2018 | Qorvo US, Inc | Frequency locked loop with multi-bit sampler |
Patent | Priority | Assignee | Title |
3543172, | |||
5343169, | Mar 31 1992 | SGS-THOMSON MICROELECTRONICS S A | Frequency locked loop |
5995539, | Mar 17 1993 | INTRATECH, INC | Method and apparatus for signal transmission and reception |
5999561, | May 20 1997 | BNP PARIBAS, AS SECURITY AGENT | Direct sequence spread spectrum method, computer-based product, apparatus and system tolerant to frequency reference offset |
6614866, | May 25 2000 | BlackBerry Limited | Phase locked-loop using sub-sampling |
7279988, | Mar 17 2005 | Qorvo US, Inc | Digital frequency locked loop and phase locked loop frequency synthesizer |
7411461, | Mar 04 2003 | Tait Electronics Limited | Frequency and/or phase lock loops with beat frequency estimation |
7750685, | Mar 17 2005 | Qorvo US, Inc | Frequency measurement based frequency locked loop synthesizer |
20050057387, | |||
20060209986, | |||
20060223454, | |||
20070035345, | |||
20070213019, | |||
20090296855, | |||
20110109321, | |||
WO2004075501, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Mar 24 2010 | GreenPeak Technologies B.V. | (assignment on the face of the patent) | / | |||
Aug 07 2012 | VAN DRIEST, HANS | GREENPEAK TECHNOLOGIES B V | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 029000 | /0450 | |
Apr 02 2017 | GREENPEAK TECHNOLOGIES B V | QORVO INTERNATIONAL PTE LTD | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 043355 | /0771 |
Date | Maintenance Fee Events |
Jun 10 2019 | REM: Maintenance Fee Reminder Mailed. |
Oct 14 2019 | M1551: Payment of Maintenance Fee, 4th Year, Large Entity. |
Oct 14 2019 | M1554: Surcharge for Late Payment, Large Entity. |
Mar 22 2023 | M1552: Payment of Maintenance Fee, 8th Year, Large Entity. |
Date | Maintenance Schedule |
Oct 20 2018 | 4 years fee payment window open |
Apr 20 2019 | 6 months grace period start (w surcharge) |
Oct 20 2019 | patent expiry (for year 4) |
Oct 20 2021 | 2 years to revive unintentionally abandoned end. (for year 4) |
Oct 20 2022 | 8 years fee payment window open |
Apr 20 2023 | 6 months grace period start (w surcharge) |
Oct 20 2023 | patent expiry (for year 8) |
Oct 20 2025 | 2 years to revive unintentionally abandoned end. (for year 8) |
Oct 20 2026 | 12 years fee payment window open |
Apr 20 2027 | 6 months grace period start (w surcharge) |
Oct 20 2027 | patent expiry (for year 12) |
Oct 20 2029 | 2 years to revive unintentionally abandoned end. (for year 12) |