A semiconductor device has a die mounted on a die paddle that is elevated above and thermally connected via tie bars to a heat sink structure. heat generated by the die flows from the die to the die paddle to the tie bars to the heat sink structure and then to either the external environment or to an external heat sink. By elevating the die/paddle sub-assembly above the heat sink structure, the packaged device is less susceptible to delamination between the die and die attach adhesive and/or the die attach adhesive and the die paddle. An optional heat sink ring can surround the die paddle.
|
1. A lead frame for a packaged semiconductor device, the lead frame comprising:
a heat sink structure defining a first plane;
a die paddle defining a second plane substantially parallel to and spaced from the first plane, wherein the die paddle comprises two intersecting arms forming an X-shape having four triangular openings, and the heat sink structure comprises four triangular pads corresponding to the four triangular openings in the X-shaped die paddle;
a plurality of tie bars physically and thermally interconnecting the heat sink structure and the die paddle to form a heat sink/paddle sub-assembly, wherein the tie bars connect the die paddle to the heat sink structure at a plurality of locations along the X-shaped die paddle, and wherein the tie bars comprise:
a first plurality of tie bars located at a periphery of the two intersecting arms; and
a second plurality of tie bars located at an intersection of the two intersecting arms; and
a plurality of leads positioned adjacent to the heat sink/paddle sub-assembly.
4. A packaged semiconductor device, comprising:
a lead frame including,
a heat sink structure defining a first plane,
a die paddle defining a second plane substantially parallel to and spaced from the first plane, wherein the die paddle comprises two intersecting arms forming an X-shape having four triangular openings, and the heat sink structure comprises four triangular pads corresponding to the four triangular openings in the X-shaped die paddle,
a plurality of tie bars physically and thermally interconnecting the heat sink structure and the die paddle to form a heat sink/paddle sub-assembly, wherein the tie bars connect the die paddle to the heat sink structure at a plurality of locations along the die paddle, and wherein the tie bars comprise:
a first plurality of tie bars located at a periphery of the two intersecting arms; and
a second plurality of tie bars located at an intersection of the two intersecting arms, and
a plurality of leads positioned adjacent to the heat sink/paddle sub-assembly;
a die mounted on the die paddle;
bond wires electrically connecting the die to corresponding ones of the leads; and
mold compound encapsulating the die and the bond wires and at least a portion of the lead frame, wherein a portion of the heat sink structure and a portion of each lead are exposed.
2. The lead frame of
3. The lead frame of
the leads have an outer end located in the first plane, an inner end located in the second plane, and a middle section that extends between and connects the inner and outer ends.
5. The packaged semiconductor device of
a heat sink connected to the exposed portion of the heat sink structure.
6. The packaged semiconductor device of
7. The packaged semiconductor device of
|
The present invention relates generally to packaged semiconductor devices and, more particularly, to techniques for relieving stress in semiconductor sensor devices.
In conventional packaged semiconductor devices, dies are typically mounted, using epoxy or other suitable adhesive, directly on die paddles, which, when configured for use, may themselves be connected directly to external heat sinks designed to conduct heat away from the heat-generating dies. Such configurations can induce mechanical stresses to the paddles and dies potentially resulting in undesirable de-lamination of the interface between the die and the epoxy and/or undesirable de-lamination of the interface between the epoxy and the paddle. If the weak adhesion between the epoxy and the die/paddle is addressed, the mechanical stresses can shift from the epoxy to the die itself, resulting in mechanical failure (e.g., cracks) in the die.
Embodiments of the present invention are illustrated by way of example and are not limited by the accompanying figures, in which like references indicate similar elements. Elements in the figures are illustrated for simplicity and clarity and have not necessarily been drawn to scale. For example, the thicknesses of layers and regions may be exaggerated for clarity.
Detailed illustrative embodiments of the present invention are disclosed herein. However, specific structural and functional details disclosed herein are merely representative for purposes of describing example embodiments of the present invention. Embodiments of the present invention may be embodied in many alternative forms and should not be construed as limited to only the embodiments set forth herein. Further, the terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of example embodiments of the invention.
As used herein, the singular forms “a,” “an,” and “the,” are intended to include the plural forms as well, unless the context clearly indicates otherwise. It further will be understood that the terms “comprises,” “comprising,” “has,” “having,” “includes,” and/or “including” specify the presence of stated features, steps, or components, but do not preclude the presence or addition of one or more other features, steps, or components. It also should be noted that, in some alternative implementations, the functions/acts noted may occur out of the order noted in the figures. For example, two figures shown in succession may in fact be executed substantially concurrently or may sometimes be executed in the reverse order, depending upon the functionality/acts involved.
One embodiment of the invention is an article of manufacture comprising a lead frame for a packaged semiconductor device. The lead frame comprises a heat sink structure defining a first plane; a die paddle defining a second plane substantially parallel to the first plane and displaced from the first plane; a plurality of tie bars physically and thermally interconnecting the heat sink structure and the die paddle to form a heat sink/paddle sub-assembly; and a plurality of leads positioned adjacent to the heat sink/paddle sub-assembly.
Another embodiment of the invention is a method for assembling an article of manufacture and the resulting article. A die is die-bonded onto a die paddle of a lead frame, wherein the lead frame comprises a heat sink structure defining a first plane; the die paddle defining a second plane substantially parallel to the first plane and displaced from the first plane; a plurality of tie bars physically and thermally interconnecting the heat sink structure and the die paddle to form a heat sink/paddle sub-assembly; and a plurality of leads positioned adjacent to the heat sink/paddle sub-assembly. The die is wire bonded to one or more of the leads using one or more corresponding bond wires. Mold compound is applied to encapsulate the die and the one or more bond wires, wherein a portion of the heat sink structure and a portion of each lead are exposed.
Those skilled in the art will understand that alternative embodiments of the invention include QFN (quad flat no-lead) packaged semiconductor devices whose leads do not extend beyond the lateral dimensions of the mold compound. Further alternative embodiments include (without limitation) ball grid array (BGA) packages, molded array packages (MAP), and other leaded packages.
Whether the packaged device is a QFP device or a QFN device or some other type of device, at least some surface of each lead 108 is exposed (i.e., not completely encapsulated within the mold compound 116). Similarly, as viewed in
Conventional, the electrically insulating die-attach adhesive 106 may be used to attach the die 102 to the die paddle 104. Those skilled in the art will understand that suitable alternative means, such as die-attach tape, may be used. The leads 108 may be formed of copper, an alloy of copper, a copper plated iron/nickel alloy, plated aluminum, or the like. Often, copper leads are pre-plated first with a nickel base layer, then a palladium mid layer, and finally with a very thin, gold upper layer. The bond wires 110 are formed from a conductive material such as aluminium, silver, gold, or copper, and may be either coated or uncoated. The mold compound 116 may be a plastic, an epoxy, a silica-filled resin, a ceramic, a halide-free material, the like, or combinations thereof, is known in the art.
As shown in
In the configuration of
In a conventional packaged semiconductor device, the die paddle would lie in the first plane such that, when configured for use, the die paddle would be in direct or at least relatively close thermal contact with a heat sink such as heat sink 150. In the configuration shown in
Those skilled in the art will understand that a two-dimensional array of different instances of the packaged device 100 of
As shown in
One way of applying the molding compound 116 is using a mold insert of a conventional injection-molding machine, as is known in the art. The molding material is typically applied as a liquid polymer, which is then heated to form a solid by curing in a UV or ambient atmosphere. The molding material can also be a solid that is heated to form a liquid for application and then cooled to form a solid mold. Subsequently, an oven is used to cure the molding material to complete the cross linking of the polymer. As known in the art, the mold compound 116 may be applied using a dam bar design on the leads, where any excess mold compound is later removed using a suitable de-junking process. In alternative embodiments, other encapsulating processes may be used.
Note that this implementation involves a single application of mold compound. In an alternative implementation, the lead frame 200 is pre-molded prior to the die-bonding and wire bonding of
As shown in
In the configuration of
As described previously, in a conventional packaged semiconductor device, the die paddle would lie in the first plane such that, when configured for use, the die paddle would be in direct or at least relatively close thermal contact with an external heat sink such as heat sink 150. In the configuration shown in
As used herein, the term “mounted on” as in “a first die mounted on a die paddle” covers situations in which the first die is mounted directly on the die paddle with no other intervening dies or other structures (as in the mounting of the die 102 on the die paddle 104 in
By now it should be appreciated that there has been provided an improved packaged semiconductor device and a method of forming the improved packaged semiconductor device. Circuit details are not disclosed because knowledge thereof is not required for a complete understanding of the invention.
Although the invention has been described using relative terms such as “front,” “back,” “top,” “bottom,” “over,” “above,” “under” and the like in the description and in the claims, such terms are used for descriptive purposes and not necessarily for describing permanent relative positions. It is understood that the terms so used are interchangeable under appropriate circumstances such that the embodiments of the invention described herein are, for example, capable of operation in other orientations than those illustrated or otherwise described herein.
Unless stated otherwise, terms such as “first” and “second” are used to arbitrarily distinguish between the elements such terms describe. Thus, these terms are not necessarily intended to indicate temporal or other prioritization of such elements. Further, the use of introductory phrases such as “at least one” and “one or more” in the claims should not be construed to imply that the introduction of another claim element by the indefinite articles “a” or “an” limits any particular claim containing such introduced claim element to inventions containing only one such element, even when the same claim includes the introductory phrases “one or more” or “at least one” and indefinite articles such as “a” or “an.” The same holds true for the use of definite articles.
Although the invention is described herein with reference to specific embodiments, various modifications and changes can be made without departing from the scope of the present invention as set forth in the claims below. Accordingly, the specification and figures are to be regarded in an illustrative rather than a restrictive sense, and all such modifications are intended to be included within the scope of the present invention. Any benefits, advantages, or solutions to problems that are described herein with regard to specific embodiments are not intended to be construed as a critical, required, or essential feature or element of any or all the claims.
It should be understood that the steps of the exemplary methods set forth herein are not necessarily required to be performed in the order described, and the order of the steps of such methods should be understood to be merely exemplary. Likewise, additional steps may be included in such methods, and certain steps may be omitted or combined, in methods consistent with various embodiments of the invention.
Although the elements in the following method claims, if any, are recited in a particular sequence with corresponding labeling, unless the claim recitations otherwise imply a particular sequence for implementing some or all of those elements, those elements are not necessarily intended to be limited to being implemented in that particular sequence.
Reference herein to “one embodiment” or “an embodiment” means that a particular feature, structure, or characteristic described in connection with the embodiment can be included in at least one embodiment of the invention. The appearances of the phrase “in one embodiment” in various places in the specification are not necessarily all referring to the same embodiment, nor are separate or alternative embodiments necessarily mutually exclusive of other embodiments. The same applies to the term “implementation.”
The embodiments covered by the claims in this application are limited to embodiments that (1) are enabled by this specification and (2) correspond to statutory subject matter. Non enabled embodiments and embodiments that correspond to non statutory subject matter are explicitly disclaimed even if they fall within the scope of the claims.
Ge, You, Lye, Meng Kong, Mei, Penglin, Eu, Poh Leng, Yow, Kai Yun
Patent | Priority | Assignee | Title |
9324643, | Dec 11 2014 | STMICROELECTRONICS INTERNATIONAL N V | Integrated circuit device having exposed contact pads and leads supporting the integrated circuit die and method of forming the device |
Patent | Priority | Assignee | Title |
4289922, | Sep 04 1979 | Plessey Incorporated | Integrated circuit package and lead frame |
4298883, | Apr 26 1977 | Tokyo Shibaura Electric Co., Ltd. | Plastic material package semiconductor device having a mechanically stable mounting unit for a semiconductor pellet |
5053855, | Oct 25 1988 | Mitsubishi Denki Kabushiki Kaisha | Plastic molded-type semiconductor device |
5327008, | Mar 22 1993 | Freescale Semiconductor, Inc | Semiconductor device having universal low-stress die support and method for making the same |
5424576, | Mar 22 1993 | Freescale Semiconductor, Inc | Semiconductor device having x-shaped die support member and method for making the same |
6046496, | Nov 04 1997 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Chip package |
6617200, | Jul 05 2000 | Seiko Epson Corporation | System and method for fabricating a semiconductor device |
6661087, | Oct 09 2001 | Siliconware Precision Industries Co., Ltd. | Lead frame and flip chip semiconductor package with the same |
7315077, | Nov 13 2003 | Semiconductor Components Industries, LLC | Molded leadless package having a partially exposed lead frame pad |
8383962, | Apr 08 2009 | MARVELL INTERNATIONAL LTD; CAVIUM INTERNATIONAL; MARVELL ASIA PTE, LTD | Exposed die pad package with power ring |
20080283978, | |||
20100244214, | |||
20110204498, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Sep 18 2013 | EU, POH LENG | Freescale Semiconductor, Inc | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 032907 | /0770 | |
Sep 18 2013 | MEI, PENGLIN | Freescale Semiconductor, Inc | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 032907 | /0770 | |
Sep 18 2013 | GE, YOU | Freescale Semiconductor, Inc | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 032907 | /0770 | |
Sep 18 2013 | LYE, MENG KONG | Freescale Semiconductor, Inc | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 032907 | /0770 | |
Sep 18 2013 | YOW, KAI YUN | Freescale Semiconductor, Inc | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 032907 | /0770 | |
May 15 2014 | Freescale Semiconductor, Inc. | (assignment on the face of the patent) | / | |||
Jul 29 2014 | Freescale Semiconductor, Inc | CITIBANK, N A , AS NOTES COLLATERAL AGENT | SUPPLEMENT TO IP SECURITY AGREEMENT | 033460 | /0337 | |
Dec 07 2015 | CITIBANK, N A | MORGAN STANLEY SENIOR FUNDING, INC | CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 14 258,829 AND REPLACE ITWITH 14 258,629 PREVIOUSLY RECORDED ON REEL 037444 FRAME 0082 ASSIGNOR S HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OFSECURITY INTEREST IN PATENTS | 039639 | /0332 | |
Dec 07 2015 | CITIBANK, N A | MORGAN STANLEY SENIOR FUNDING, INC | CORRECTIVE ASSIGNMENT OF INCORRECT APPLICATION 14 258,829 PREVIOUSLY RECORDED ON REEL 037444 FRAME 0109 ASSIGNOR S HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS | 039639 | /0208 | |
Dec 07 2015 | CITIBANK, N A , AS COLLATERAL AGENT | Freescale Semiconductor, Inc | PATENT RELEASE | 037357 | /0903 | |
Dec 07 2015 | CITIBANK, N A | MORGAN STANLEY SENIOR FUNDING, INC | ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS | 037444 | /0082 | |
May 25 2016 | Freescale Semiconductor, Inc | MORGAN STANLEY SENIOR FUNDING, INC | SUPPLEMENT TO THE SECURITY AGREEMENT | 039138 | /0001 | |
Jun 22 2016 | MORGAN STANLEY SENIOR FUNDING, INC | NXP B V | RELEASE BY SECURED PARTY SEE DOCUMENT FOR DETAILS | 040928 | /0001 | |
Jun 22 2016 | MORGAN STANLEY SENIOR FUNDING, INC | NXP B V | CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 040928 FRAME 0001 ASSIGNOR S HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST | 052915 | /0001 | |
Jun 22 2016 | MORGAN STANLEY SENIOR FUNDING, INC | NXP B V | CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 040928 FRAME 0001 ASSIGNOR S HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST | 052915 | /0001 | |
Sep 12 2016 | MORGAN STANLEY SENIOR FUNDING, INC | NXP, B V F K A FREESCALE SEMICONDUCTOR, INC | CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 040925 FRAME 0001 ASSIGNOR S HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST | 052917 | /0001 | |
Sep 12 2016 | MORGAN STANLEY SENIOR FUNDING, INC | NXP, B V , F K A FREESCALE SEMICONDUCTOR, INC | RELEASE BY SECURED PARTY SEE DOCUMENT FOR DETAILS | 040925 | /0001 | |
Sep 12 2016 | MORGAN STANLEY SENIOR FUNDING, INC | NXP, B V F K A FREESCALE SEMICONDUCTOR, INC | CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 040925 FRAME 0001 ASSIGNOR S HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST | 052917 | /0001 | |
Nov 07 2016 | Freescale Semiconductor Inc | NXP USA, INC | CORRECTIVE ASSIGNMENT TO CORRECT THE NATURE OF CONVEYANCE PREVIOUSLY RECORDED AT REEL: 040632 FRAME: 0001 ASSIGNOR S HEREBY CONFIRMS THE MERGER AND CHANGE OF NAME | 044209 | /0047 | |
Nov 07 2016 | Freescale Semiconductor, Inc | NXP USA, INC | CHANGE OF NAME SEE DOCUMENT FOR DETAILS | 040632 | /0001 | |
Sep 03 2019 | MORGAN STANLEY SENIOR FUNDING, INC | NXP B V | RELEASE BY SECURED PARTY SEE DOCUMENT FOR DETAILS | 050744 | /0097 |
Date | Maintenance Fee Events |
Mar 20 2019 | M1551: Payment of Maintenance Fee, 4th Year, Large Entity. |
Mar 17 2023 | M1552: Payment of Maintenance Fee, 8th Year, Large Entity. |
Date | Maintenance Schedule |
Nov 24 2018 | 4 years fee payment window open |
May 24 2019 | 6 months grace period start (w surcharge) |
Nov 24 2019 | patent expiry (for year 4) |
Nov 24 2021 | 2 years to revive unintentionally abandoned end. (for year 4) |
Nov 24 2022 | 8 years fee payment window open |
May 24 2023 | 6 months grace period start (w surcharge) |
Nov 24 2023 | patent expiry (for year 8) |
Nov 24 2025 | 2 years to revive unintentionally abandoned end. (for year 8) |
Nov 24 2026 | 12 years fee payment window open |
May 24 2027 | 6 months grace period start (w surcharge) |
Nov 24 2027 | patent expiry (for year 12) |
Nov 24 2029 | 2 years to revive unintentionally abandoned end. (for year 12) |